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Abstract—The single-chip crosspoint-queued (CQ) switch is a
compact switching architecture that has all its buffers placed
at the crosspoints of input and output lines. Scheduling is
also performed inside the switching core, and does not rely on
latency-limited communications with input or output line-cards.
Compared with other legacy switching architectures, the CQ
switch has the advantages of high throughput, minimal delay, low
scheduling complexity, and no speedup requirement. However,
the crosspoint buffers are small and segregated, thus how to
efficiently use the buffers and avoid packet drops remains a
major problem that needs to be addressed. In this paper, we
consider load balancing, deflection routing, and buffer pooling
for efficient buffer sharing in the CQ switch. We also design
scheduling algorithms to maintain the correct packet order even
while employing multi-path switching and resolve contentions
caused by multiplexing. All these techniques require modest
hardware modifications and memory speedup in the switching
core, but can greatly boost the buffer utilizations by up to 10
times and reduce the packet drop rates by one to three orders of
magnitude. Extensive simulations and analyses have been done
to demonstrate the advantages of the proposed buffering and
scheduling techniques in various aspects. By pushing the on-chip
memory to the limit of current ASIC technology, we show that
a cell drop rate of 10−8, which is low enough for practical uses,
can be achieved under real Internet traffic traces corresponding
to a load of 0.9.
Index Terms—Single-Chip, Crossbar, Scheduling, Load Bal-
ancing, Deflection Routing, Buffer Pooling.
I. INTRODUCTION
IN the past decade, modern Internet-based services suchas social networking and video streaming have brought
about a continuous, exponential growth in Internet traffic. The
boom in smartphones, tablets and other portable electronic
devices has made all these remote services more accessible
to people, while imposing ever larger traffic burdens on the
backbone networks. To accomodate the increasing demands,
the capability of Internet core switches must grow com-
mensurately. More recently, there has also been a trend to
move almost everything into the cloud, and the emergence
of huge data centers have brought about more challenges
in data switching. Consequently, there has been continuous
interest in designing high-performance switching architectures
and scheduling algorithms, most of which are considered in
synchronized, time-slotted systems due to high performance
and ease of implementation.
Many types of switching architectures have been proposed.
One of them is the output-queued (OQ) switch [1], in which
an arriving packet is always directly sent to its destination
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output, and then buffered there if necessary. The OQ switch
may achieve 100% throughput, but requires an impractically
high speedup. Specifically, the switching fabric of an N ×N
OQ switch may need to run N times as fast as the single line
rate in the worst case.
Another popular kind of architecture is the input-queued
(IQ) switch. In an IQ switch, packets are buffered at the
input and served in a first-in-first-out (FIFO) manner. IQ
switches require no speedup, but suffer from the head-of-
line (HOL) blocking problem, which limits the throughput to
58.6% [1]. This problem was later solved by implementing
virtual output queues (VOQ) at each input. Various scheduling
algorithms such as iSLIP [2] and Maximum Weight Matching
(MWM) [3] have been proposed to achieve high throughput.
However, many of these algorithms are complex, or require
nearly instantaneous communications among input and output
schedulers that are usually placed far apart on different line-
cards due to limited on-chip memory. This can become a
bottleneck for high-speed switches, in which the round-trip
latency between different line-cards may span several time
slots and thus is no longer negligible. For instance, the round-
trip latency can be as high as about 100ns assuming 10m
inter-rack cables, while each time slot lasts at most about
50ns, assuming OC-192 or higher line speeds and 64byte
fragmentation. A combination of IQ and OQ switches, i.e.,
combined-input-and-output-queued (CIOQ) switch, has also
been proposed to achieve high throughput with low delay [4],
but suffers from similar problems.
Recently, a new kind of structure called the buffered cross-
bar has attracted attention. Typically, one or a few buffers can
be placed at each crosspoint, while others are still placed at
the inputs of a switch, which effectively becomes a combined-
input-and-crosspoint-queued (CICQ) switch [5]. With the help
of crosspoint buffers, scheduling becomes much easier for
CICQ switches since input scheduling and output scheduling
can now be performed separately. Many scheduling algorithms
that support 100% throughput and/or guaranteed service rates
for IQ switches can be directly applied to CICQ switches at a
lower complexity, e.g., distributed MWM algorithm DISQUO
[6], push-in-first-out (PIFO) policy [7], and smooth scheduling
[8]. On the other hand, a CICQ switch suffers from the same
problem as an IQ switch due to the need for fast communica-
tions between the input line cards and the switching core.
To avoid such implementation difficulties, Kanizo et al. [11]
consider a self-sufficient single-chip crosspoint-queued (CQ)
switch whose buffering and scheduling are performed solely
inside the switching core, and argue for its feasibility [12],
[13], [14]. According to the latest numbers, the total amount
of buffer space on a single chip can be as high as 455Mbyte,
2assuming an aggressive 70% memory area on a 260mm2 MPU
chip and a SRAM size of 0.05µm2. Thus for a 128 × 128
switch, each crosspoint may hold up to 455 packets of size
64byte each. However, in comparison to an IQ or OQ switch
that may spread its buffer space on multiple input/output line-
cards, the total buffer space of a single-chip CQ switch is still
limited.
This may seem like a severe deficiency at first glance, since
it has long been believed that Internet routers must provide
one round-trip-time’s equivalent of buffering to prevent link
starvation. However, recent studies on high-speed Internet
routers by Wischik and McKeown et al. [15], [16] challenge
this commonly held assumption, and suggest that the optimal
buffer size can be much smaller than that was previously
believed. The reason lies in the fact that the Internet backbone
links are usually driven by a large number of different flows,
and multiplexing gains can be obtained. They also argue that
short-term Internet traffic approximates the Poisson process,
while long-range dependence (LRD) holds only over large
time-scales. As a result, a much smaller amount of buffering
is required as long as the traffic load is moderate, and thus
can readily be accomodated on a single chip.
The single-chip CQ switch has many distinct features. On
the one hand, using small segregated on-chip buffers instead of
large aggregated off-chip memory allows much faster memory
access on ASICs, which could have been a bottleneck for high
speed switches. It also divides and spatially distributes the
scheduling and buffering tasks to a large number of crosspoints
with a low hardware requirement at each node. On the other
hand, because its buffers are small and segregated, a basic CQ
switch with simple scheduling algorithms, such as round-robin
(RR), oldest-cell-first (OCF) and longest-queue-first (LQF),
may experience far more packet drops than an IQ or OQ switch
with the same total amount of buffering. Previous analyses and
simulations done by Kanizo et al. [11] and Radonjic et al. [17],
[18] have shown that LQF provides the highest throughput for
a CQ switch in many cases, but its performance is still worse
than an OQ switch with the same total buffer space. This
problem is more severe when there are more ports and thus
the buffer size at each crosspoint is more restricted.
A key observation here is that when a certain crosspoint
experiences packet overflow, other crosspoint buffers can still
be quite empty, i.e., the buffer utilizations are unbalanced.
The unbalanced-utilization problem becomes worse when the
incoming traffic is bursty or non-uniform. As reported in [11],
even LQF scheduling works poorly under these conditions.
Unfortunately, analyses of real Internet traffic traces often
reveal such burstiness and non-uniformity. As a result, how
to efficiently use the crosspoint buffers so as to reduce packet
drops remains a major issue before single-chip CQ switches
can be widely accepted.
One possible method to lessen the problem is to add an
extra load-balancing stage in front of the original switch-
ing fabric [19]. As incoming traffic passes through the first
load-balancing stage, its burstiness and non-uniformity can
be greatly reduced. However, the extra load-balancing stage
can also introduce mis-sequencing, i.e., packets of the same
flow may not leave in the same order as they arrive. Mis-
sequencing may cause unwanted performance degradation in
many Internet services and applications, e.g., TCP-based data
transmission. TCP remains the most dominant transport layer
protocol used in the public Internet, but it performs poorly
if the correct packet order is not maintained end-to-end, be-
cause such out-of-order packets are treated as lost and trigger
unnecessary retransmissions and congestion control [20]. As a
result, many network operators insist that packet ordering must
be preserved in switch design. Previous approaches to restore
packet ordering include extra re-sequencing buffers [19] and
frame-based scheduling [7], [21], but at the cost of higher
delay and buffer requirements.
Another candidate is deflection routing. This concept was
proposed in the networking area as early as in the 1980s.
The general idea is to reroute a packet to another node or
path when there is no buffer available on its regular (shortest)
path. Several topologies are proposed for deflection routing,
such as the Manhattan Street Network [22]. All these designs
effectively share distributed buffers at different nodes and
lower the packet drop rate, but they also alter the packet order
due to multi-path routing.
A third solution is buffer pooling. Given that the crosspoint
buffers are too segregated to be used efficiently, it is quite
natural to consider sharing them to some extent while still
preserving the flexibility of routing and ease of scheduling.
Buffer sharing has been widely studied in ATM networks
[23], and been considered as a promising way to alleviate
memory shortage. However, shared memory suffers from a
high speedup requirement. Fairness problems may also arise,
and result in a lower throughput and a higher delay [25].
In this paper, we investigate the effectiveness of these
different approaches, and design novel switching architectures
and scheduling algorithms to accomodate them onto the CQ
switch. We have made some modifications to the basic CQ
switch, but to what we believe to be an implementationally
modest and feasible extent.
The main contributions of this paper are as follows:
1) We show that the prevalent LQF policy can be inefficient
in balancing the limited buffer space of CQ switches,
and thus result in high packet drop rates. Three different
buffer sharing techniques to improve the performances
are proposed and theoretically analyzed. (Section II)
2) We propose a novel chained crosspoint-queued (CCQ)
switching architecture that is suitable for load balancing
and deflection routing, and jointly design buffer sharing
and in-order scheduling to meet the goals of low packet
drop rate and correct packet ordering. (Section III)
3) A class of pooled crosspoint-queued (PCQ) switching
architecture is also investigated. We compare the sharing
efficiency versus system complexity of various pooling
patterns, and present effective resolution mechanisms
when input/output contentions take place. (Section IV)
4) We summarize and compare all the benefits and require-
ments of the proposed buffer sharing techniques, and put
forward a comprehensive buffer sharing solution to CQ
switches under various conditions. (Section V)
5) We then extend our scope to the delay performance,
support for multicast, and Quality of Service (QoS) con-
3cerns. Their applicability and implementation concerns in
various CQ switches are discussed. (Section VI)
6) Extensive simulations are performed to demonstrate the
effectiveness of the proposed buffering techniques and the
impact of various parameters. (Section VII)
The architecture and scheduling design of the CCQ switch
is partly based on our preliminary work [26]. However, it
is not until this paper that we provide the motivation and
rationale of our design, and shed more light on how the
proposed buffer sharing techniques could significantly improve
the performance.
In the rest of this paper, we focus on the following five
switch configurations:
• CQ-LQF: a basic single-stage CQ switch (Section II-A)
with LQF scheduling and no speedup;
• CCQ-OCF: a two-stage CCQ switch (Section II-C) with
OCF scheduling and a speedup of 2 (Section III-A);
• CCQ-RR: a counter-based scheme with RR scheduling
that mimics CCQ-OCF (Section III-B);
• PCQ-GLQF: a PCQ switch running generalized LQF
with contention resolution at small speedups (Section IV);
• OQ: a typical OQ switch with a speedup of N .
II. SYSTEM ARCHITECTURE
A. Basic Crosspoint-Queued Switch
The single-chip CQ switch [11] is a self-sufficient archi-
tecture which has all its buffers placed at the crosspoints of
input and output lines, with no buffering at the input or output
line-cards, as shown in Fig. 1(a).
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(a) The basic single-stage CQ switch.
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Fig. 1. System architectures for crosspoint-queued switches.
Consider an N × N CQ switch with crosspoint buffers of
size B each, and let 0 ≤ bij ≤ B denote the buffer occupancy
at crosspoint (i, j), i, j = 1, 2, ..., N . The system is assumed
to be time-slotted, in which packets are fragmented into fixed-
length cells before entering the switch core. A header is also
appended to each cell. Such headers may contain a cell ID,
source/destination ports, etc.
The basic CQ-LQF scheduling scheme can be described as
the following two phases in each time slot:
• Arrival Phase: For each input i, if there is a newly
arriving cell destined to output j, it is directly sent to
crosspoint (i, j). If buffer (i, j) is not full, i.e. bij < B,
the new cell is accepted and buffered at the tail of line
(TOL). Otherwise, this cell is dropped.
• Departure Phase: For each output j, if not all crosspoints
(∗, j) are empty, the output scheduler picks the one with
the longest queue, and serves its HOL cell. If there are
multiple longest queues of the same length, randomly
pick one to break the tie.
The point of the LQF rule is that it always serves the fullest
buffer that is the most likely to overflow. Since each output
must determine the longest queue among all N crosspoints
in each time slot, its worst-case time complexity is at least
O(logN), assuming parallel comparator networks.
In this paper, we define that a cell belongs to flow (i, j) if
it travels from input i to output j. For CQ-LQF, cells of the
same flow are always served in the same order as they arrive.
B. Inefficiencies of Longest-Queue-First Scheduling
The basic CQ switch is simple and elegant. However, its
buffers are small and segregated, which may result in a low
buffer utilization and a high cell drop rate when the incoming
traffic is bursty and non-uniform. The underlying reason is that
such burstiness and non-uniformity may lead to unbalanced
utilizations of these small buffers, even when the LQF rule is
adopted. In this part, we show that LQF is not efficient enough
for the CQ switch .
1) Large Buffer Asymptotics
In studying the overflow probability or cell drop rate of
queueing systems, much attention has been paid to their
asymptotic behavior under the large buffer limit, and analysis
of such large buffer asymptotics often relies on the theory of
large deviations. Because counting the exact number of cell
drops in various cases in a finite-buffer queueing system with
general arrival processes is very complex and may not generate
intuitive answers, we follow a common approach and turn to
the approximate buffer overflow probability instead, i.e., the
probability that the queue size Q exceeds a certain value in
an infinite-buffer queueing system.
The theory of large deviations is a powerful tool in the
characterization of rare events like overflow in a queueing
system. Let {Xt} denote a stationary random arrival process,
and {Y (t) , ∑tτ=1Xτ} be the corresponding cumulative
arrival process. For Bernoulli process, it is sufficient to use
a single parameter λ , E[Xt], the average arrival rate, to
determine the process, i.e., Xt(λ) = 1 with probability λ, and
Xt(λ) = 0 otherwise. Define Λt(θ, λ) = logE[eθYt(λ)] as
the log moment generating function of the cumulative arrival
process.
4According to [27], if the limit Λ(θ, λ) , limt→∞ Λt(θ, λ)/t
exists and is essentially smooth and finite in a neighborhood
of θ = 0, then the stable queue size distribution of a single
queue (SQ) with service rate C under traffic {Xt} satisfies
ESQ(C, λ) , lim
B→∞
− 1
B
logP (Q > B) = inf
γ>0
γΛ∗(C +
1
γ
, λ),
(1)
where Λ∗(x, λ) , supθ θx − Λ(θ, λ) is the convex conjugate
or Fenchel-Legendre transform of Λ(θ, λ), and ESQ(C, λ) is
called the buffer overflow exponent of the SQ. The buffer
overflow exponent is a function of C and λ for Bernoulli
arrival processes, and represents the logarithmic decay rate
of the overflow probability with respect to the buffer size. In
other words, the higher the exponent, the faster the overflow
probability drops given a certain amount of buffer increase.
Equation 1 is the large buffer asymptotics for a single
server queue fed by a single arrival process {Xt(λ)}. When
N i.i.d. processes are fed into a shared queue, the overall
arrival process would be a superposition of these sources,
i.e., ΛtN (θ, λ) = NΛt(θ, λ). Correspondingly, ΛN (θ, λ) =
NΛ(θ, λ), and hence Λ∗N (x, λ) , supθ θx− ΛtN (θ, λ) =
N(supθ θ
x
N − Λt(θ, λ)) = NΛ∗( xN , λ). This describes what
happens at any output of an N ×N OQ switch, and thus the
buffer overflow exponent given uniform traffic arrival rate λ
per input-output pair and service rate C per output would be
EOQN (C, λ) , limB→∞
− 1
B
logP (
N∑
i=1
Qi > NB)
= N inf
γ>0
γΛ∗N(C +
1
γ
, λ)
= N2 inf
γ>0
γΛ∗(
C + 1/γ
N
, λ),
(2)
where Qi represents the queue size contributed by input i. In
this paper, we set the service rate at each output to C = 1, so
the overflow exponent for OQ is EOQN (1, λ). Theorem 7 in [11]
is an alternative expression of the large buffer asymptotics for
the OQ switch.
On the other hand, for a CQ switch with LQF scheduling,
theoretical analysis becomes much more complicated due to
the separation of different queues. Here we leverage the analyt-
ical results done by Jagannathan et al. in a recent paper [28].
Their main conclusion is that the buffer overflow exponent
of N separate queues with LQF scheduling can be expressed
as that of an n-shared queueing system for some n ≤ N .
More intuitively, in CQ-LQF, when at least one crosspoint is
full, only those crosspoints that are full at the same time get
served by the output, while others are never served. Assume
that there are n ≤ N such crosspoints, then these crosspoints
constitute a sub-system of mode n, which is equivalent to an
OQ switch of the same size with the same arrival rate λ and
service rate C. The asymptotic buffer overflow performance
of a CQ switch is determined by its lowest-performing mode,
or the OQ sub-system with the highest overflow probability.
The dominant overflow mode can be represented as a 4-
tuple (nd, λd, Cd, Bd), where nd denotes the number of arrival
processes fed into this OQ, λd means the arrival rate to each
arrival process, Cd stands for the output service rate, and Bd is
the total buffer size of this OQ. A valid overflow mode should
satisfy nd > Cd.
ECQ-LQFN (C, λ) , limB→∞
− 1
B
logP ( max
1≤i≤N
Qi > B)
= min
C<n≤N
lim
B→∞
− 1
B
logP (
n∑
i=1
Qi > nB)
= min
C<n≤N
EOQn (C, λ)
= min
C<n≤N
n2 inf
γ>0
γΛ∗(
C + 1/γ
n
, λ),
(3)
where n ≥ C contains all possible overflow modes since
otherwise the instantaneous arrival rate can never exceed the
service rate, and n∗ , argminn∈N∗ EOQn (1, λ) determines the
dominant mode (n∗, λ, 1, n∗B), which specifies the lowest-
performing OQ sub-system with n∗ inputs, arrival rate λ at
each input, service rate 1 at the output, and n∗B buffers in
all.
Another important corollary is that if the dominant n is
n∗(λ), then it is most likely that n∗(λ) out of N queues
will overflow together, while the other N − n∗(λ) queues
grow approximately to n∗(λ)γ∗n∗(λ)λB, where γ∗n(λ) ,
arg infγ>0 γnΛ
∗(1+1/γn , λ) is the optimal t that achieves the
infimum of −EOQn (1, λ). In order to quantitatively compare the
overflow performance in terms of buffer utilizations, we define
a critical buffer utilization η as the expected overall utilization
of all buffers upon overflow. For an OQ switch, ηOQ ≡ 100%.
For a CQ switch, ηCQ = E(
∑
N
i=1Qi
NB |max1≤i≤N Qi > B).
According to Equation 3, it is obvious that the buffer
overflow exponent for CQ-LQF is no higher than that of OQ
of the same size, and may degenerate to OQ of a smaller size
n ≤ N when the arrival rate is low.
In Fig. 2(a), we plot the buffer overflow exponents
EOQn (1, λ) for OQ switches of different sizes n, assuming
uniform Bernoulli i.i.d. traffic across all inputs with Λ(θ, λ) =
1− λ+ λeθ. It can be seen that
• For fixed n, EOQn (1, λ) is monotonically decreasing with
respect to λ, and drops to 0 when λ = 1/n;
• For different n, EOQn (1, λ) with a larger n starts at a
higher value when λ→ 0+ but drops to 0 faster.
In Fig. 2(b), we take a CQ switch of size N = 32 as
an example, and show how ECQ-LQF32 (1, λ) evolves with the
normalized traffic load µ , Nλ ∈ [0, 1] at each output:
• For large µ ∈ [0.8, 1] (or 0.025 ≤ λ < 1/32),
ECQ-LQF32 (1, λ) is determined by the characteristics of OQ
of the same size, and thus it is most likely that all queues
would overflow at almost the same time, i.e., n∗ = N ;
• For small µ ∈ (0.0.8) (or λ < 0.025), n∗ = 2, and
ECQ-LQF32 (1, λ) abruptly degenerates to E
OQ
2 (1, λ), so does
the critical buffer utilization.
As we can see, compared with OQ, CQ-LQF cannot guar-
antee a high buffer utilization under low to medium traffic
load, even if the large buffer limit is applied. Even though
this does not mean CQ-LQF always runs at such low buffer
utilizations, we may still draw the conclusion that its buffer
overflow performance is severely impaired by the separation
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Fig. 2. Large buffer asymptotics for OQ and CQ-LQF.
of queues. The above results are derived under uniform traffic
assumption, and the performance of the LQF policy can be
even worse when traffic is non-uniform since some buffers
may be consistently under-utilized and the longest queue might
no longer be the most likely to overflow if its arrival rate is
lower than others.
2) Small Buffer Analysis
In the previous part, we have revealed the inefficiency of
LQF scheduling in the large buffer domain, which can be used
only when uniform smooth traffic, e.g., Bernoulli i.i.d. traffic,
is assumed given the typical buffer space in a CQ switch. Now
we turn to its performance in the small buffer domain, which
corresponds to more variable traffic sources that require larger
buffer space than available.
We first investigate the impact of buffer size on the overflow
exponent. According to Equation 1, when the arrival process
is smooth, logP (Q > B) is linear with respect to B, which
means adding a fixed amount of extra buffer always results in
the same multiplicative decrease in the overflow probability,
irrespective of the existing buffer size B given that B is
sufficiently large. However, this is not true in the small
buffer domain. Instead, Shwartz et al. [29] has reported that
logP (Q > B) is proportional to
√
B for small buffers fed by
on/off sources with exponentially distributed sojourn times.
The curve is essentially convex, and drops faster when B
is small. This result has later been confirmed and extended
to more generally distributed arrival processes by Mandjes
et al. [30]. Moreover, for LRD traffic with H ∈ (0.5, 1),
− logP (Q > B) is always sub-linear with respect to B.
Therefore, it is always more effective to increase the buffer
size when B is smaller. Thus the performance degradation for
using CQ-LQF rather than OQ is significant.
The crosspoint buffer size is limited by the chip size and
state-of-art ASIC technology. Compared with other legacy
switches that may spread their buffer space on multiple chips,
the buffer size of a CQ switch is still quite small, even
as technological advances have eased this constraint. So the
inefficient use of the segregated buffers needs to be addressed
to improve the performance significantly. To make things
worse, cells often arrive in bursts. With appropriate scalings,
we know that a buffer of size B facing bursts of fixed length
L has the same overflow exponent as a buffer of size BL facing
Bernoulli i.i.d traffic. Thus buffer requirements increase when
dealing with bursty traffic.
On the other hand, the LQF scheduling algorithm cannot
perfectly balance the buffer utilizations, especially for small
buffers fed by bursty and non-uniform traffic. In the worst case,
a cell can be dropped as soon as two queues fill up, while all
others are still empty. For a small switch with short buffers, if
the arrival processes and the system state can be expressed as
a Markov chain, then it is possible to derive the steady state
probability distribtution and exact overflow probability or loss
rate. In fact, Kanizo et al. [11] has derived an exact expression
for CQ-LQF with buffer size B = 1 under Bernoulli i.i.d.
traffic, and their result could serve as an approximation for a
general CQ-LQF whose buffer size is comparable to the burst
length.
C. Combating Unbalanced Utilization
Viewing the inefficiencies of the LQF policy, we apply
efficient buffer sharing techniques to combat such unbalanced
utilizations in the CQ switch.
1) Load Balancing
First, we consider placing an extra load-balancer (first stage)
in front of the CQ switching fabric (second stage), as shown
in the left half of Fig. 1(b) (the right half deals with the
associated mis-sequencing problem, which will be presented
in Section III-B). The load-balancing stage walks through a
fixed sequence of configurations: at time t, it connects each
input i to intermediate port i + t, which acts as both output
i + t of the first-stage and input i + t of the second-stage.
Effectively, XLBij (t) = Xi−t,j(t), where Xij(t) denotes the
raw arrival process before load balancing and XLBij (t) is the
arrival process after load balancing. Note that since the input
and output port indices are always within 1 through N , i± t
is an abbreviation of mod(i ± t− 1, N) + 1.
The load-balancer connects each input to each output in a
round-robin fashion, and thus distributes the traffic equally to
all crosspoints associated with the destination output. Let λi,j
denote the raw traffic arrival rate from input i to output j, while
λLBi,j represents the traffic arrival rate fed into crosspoint (i, j)
after passing the load-balancer, then λLBij =
∑
N
i=1 λij
N , for i, j =
1, 2, ..., N. In this way, the non-uniformity of the incoming
traffic can be greatly reduced, since all crosspoint buffers (i, j)
associated with the same output j essentially see the same
arrival rate.
The load-balancer also effectively reduces the autocorrela-
tion function of the traffic fed into any crosspoint (i, j). Denote
by ρ(k) , Corr(Xij (t), Xij(t + k)) the autocorrelation
61
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Fig. 3. Variations in cumulative arrival processes under i.i.d. exponential ON-OFF traffic in a 32× 32 switch.
function of the raw incoming traffic at a lag of k time-slots,
and ρLB0 (k) , Corr(XLBij (t), XLBij (t + k)) the autocorrelation
function of the traffic after load balancing. Assume that the
arrival processes are independent accross different inputs,
then after passing the load-balancer, ρLB0 (k) = ρ(k) only at
k = 0,±N,±2N,±3N..., and ρLB0 (k) = 0 otherwise. There-
fore, the autocorrelation among consecutive arrivals is greatly
suppressed by load balancing, thus reducing the burstiness of
the incoming traffic.
At the same time, the arrivals to different queues now
become correlated, which helps balance the cumulative
arrival processes across different crosspoints, ρLBk (k) ,
Corr(XLBij (t), X
LB
i+k,j(t+ k)) = ρ(k).
Assuming uniform i.i.d. exponential ON-OFF traffic, we
take a closer look at how load balancing affects the cumulative
arrival processes to crosspoints associated with the same
output. Now each flow follows the same Gilbert-Elliott 2-
state Markov model, represented by state transition matrix[
p00 p01
p10 p11
]
, where 0 denotes the OFF state, 1 denotes the
ON state, puv represents the transition probability from state
u to state v in one time-slot, and λ = p01/(p10 + p01).
The state transition matrix evolves over time as[
p00(k) p01(k)
p10(k) p11(k)
]
=
[
p00 p01
p10 p11
]k
=
[
p10+p01(1−p10−p01)
k
p10+p01
p01−p01(1−p10−p01)
k
p10+p01
p10−p10(1−p10−p01)
k
p10+p01
p01+p10(1−p10−p01)
k
p10+p01
]
.
(4)
Without load balancing, the number of cells that arrive at
each crosspoint during an arbitrary time period t would be
Y (t) =
{
Y1(t), with probability p01p10+p01
Y0(t), with probability p10p10+p01
, (5)
where Yu(t) represents the number of arrivals during period
(0, t] if the initial state is u at time 0:
Y1(t) =
{
1 + Y1(t− 1), with probability p11
1 + Y0(t− 1), with probability p10
, (6)
Y0(t) =
{
Y1(t− 1), with probability p01
Y0(t− 1), with probability p00
, (7)
with boundaries Y1(1) = 1 and Y0(1) = 0.
Let α , p11 − p01, and analyze the first moment of Y (t),
E[Y1(t)] = 1 +
t−1∑
k=1
p11(k) =
p01t
1− α +
p10(1− αt)
(1− α)2 , (8)
E[Y0(t)] =
t−1∑
k=1
p01(k) =
p01t
1− α −
p01(1− αt)
(1 − α)2 , (9)
E[Y (t)] =
p01E[Y1(t)]
p10 + p01
+
p10E[Y1(t)]
p10 + p01
=
p01t
p01 + p10
. (10)
Then we turn to the second moment,
E[Y 21 (t)] =p11(1 + 2E[Y1(t− 1)] + E[Y 21 (t− 1)])
+ p10(1 + 2E[Y0(t− 1)] + E[Y 20 (t− 1)]),(11)
E[Y 20 (t)] = p01E[Y
2
1 (t− 1)] + p00E[Y 20 (t− 1)], (12)
These are recursive formula. In order to derive explicit
expressions, we need to view them in another way:
Y1(t) =


1 + Y1(t− 1), with probability p11
1 + Y1(t− 2), with probability p10p01
1 + Y1(t− 3), with probability p10p00p01
...
1 + Y1(1), with probability p10pt−300 p01
1, with probability p11
.
(13)
E[Y 21 (1)] = 1], E[Y
2
1 (2)] = 1 + 3p11. For t ≥ 3, we have
E[Y 21 (t)] =p00(E[Y
2
1 (t− 1)]− p11E[(1 + Y1(t− 2))2])
+ p10p01E[(1 + Y1(t− 2))2]
+ p11E[(1 + Y1(t− 1))2]
=(1 + α)E[Y 21 (t− 1)] + 2p11E[Y1(t− 1)]
− αE[Y 21 (t− 2)]− 2αE[Y1(t− 2)] + p01.(14)
Moving E[Y 21 (t− 1)] to the left-hand side,
E[Y 21 (t)]− E[Y 21 (t− 1)]
= α(E[Y 21 (t− 1)]− E[Y 21 (t− 2)])
+ 2p11E[Y1(t− 1)]− 2αE[Y1(t− 2)] + p01.
(15)
Replacing E[Y 21 (t−1)]−E[Y 21 (t−2)] recursively, we have
E[Y 21 (t)]− E[Y 21 (t− 1)] = c1
1− αt−2
1− α + c2(t− 2)α
t−2
+ c3
(
t
1− α −
α
(1 − α)2 +
3α− 2
(1− α)2α
t−2
)
+ 3p11α
t−1,
(16)
7where c1 , p01p11−3p
2
01+p01
1−α +
2p01p10
(1−α)2 , c2 ,
2p210α
(1−α)2 , and c3 ,
2p201
1−α . Then summing these items up for t ≥ 2,
E[Y 21 (t)] =
t∑
τ=3
(E[Y 21 (τ)] − E[Y 21 (τ − 1)]) + E[Y 21 (2)]
=c4 + c5t+ c6t
2 + c7α
t−1 + c8tα
t−1,
(17)
where c4 , 1 + 3p11 + c3α(3α−2)(1−α)3 +
3p11α−2c1−3c3−2c2α
1−α +
2c3α+c2α(3−2α)−c1α
(1−α)2 , c5 ,
2c1+c3
2(1−α) − c3α(1−α)2 , c6 , c32(1−α) ,
c7 ,
2c2−3p11
1−α +
c1−c2
(1−α)2 − c3(3α−2)(1−α)3 , and c8 , − c21−α .
Similarly, E[Y 20 (1)] = 0, and for t ≥ 2,
Y0(t) =


Y1(t− 1), with probability p01
Y1(t− 2), with probability p00p01
Y1(t− 3), with probability p200p01
...
Y1(1), with probability pt−200 p01
0, with probability pt−100
. (18)
E[Y 20 (t)] =
t−1∑
τ=1
pt−1−τ00 p01E[Y
2
1 (τ)]
=c4
t−2∑
τ=1
p01p
τ−1
00 + c5
t−2∑
τ=1
p01p
τ−1
00 (t− τ)
+ c6
t−2∑
τ=1
p01p
τ−1
00 (t− τ)2 + c7
t−2∑
τ=1
p01p
τ−1
00 α
t−τ
+ c8
t−2∑
τ=1
p01p
τ−1
00 (t− τ)αt−1−τ + p01pt−200 .
(19)
Then we calculate the variance of Y (t),
σ2Y (t) =E[Y
2(t)]− E2[Y (t)]
=
p01E[Y
2
1 (t)]
p10 + p01
+
p10E[Y
2
0 (t)]
p10 + p01
− E2[Y (t)]
=
p01
1− α (c4 + c5t+ c6t
2 + c7α
t−1 + c8tα
t−1)
+
p10
1− α
(
c4
t−2∑
τ=1
p01p
τ−1
00 + c5
t−2∑
τ=1
p01p
τ−1
00 (t− τ)
+ c6
t−2∑
τ=1
p01p
τ−1
00 (t− τ)2 + c7
t−2∑
τ=1
p01p
τ−1
00 α
t−τ
+c8
t−2∑
τ=1
p01p
τ−1
00 (t− τ)αt−1−τ + p01pt−200
)
− p
2
01t
2
(1− α)2 .
(20)
There is a similar analysis of the variance-time curve in [31],
but the OFF period in that paper is not slotted.
Since the arrival processes fed into each crosspoint are i.i.d.,
the difference in cumulative arrivals between any two cross-
points ∆orig(t) , Y (t)− Y ′(t) should satisfy E[∆orig(t)] = 0
and σ2orig(t) = 2σ2Y (t).
On the other hand, with load balancing, the arrival processes
to each crosspoint associated with the same output are corre-
lated. The conditional probability of crosspoint i+ k being in
state v at time k given crosspoint i being in state u at time
0 is puv(k) because both cells belong to the same flow from
input i before being load balanced. Meanwhile, the conditional
probability of crosspoint i being in state w at time N given
crosspoint i + k being in state v at time k is pvw(N − k).
Fixing this specific (k,N − k)-periodic flow i, and analyzing
its contribution to the difference of cumulative arrivals between
two k-distant crosspoints during t cycles of N time-slots each,
we have
δk(t) =
{
δ1k(t), with probability p01p10+p01
δ0k(t), with probability p10p10+p01
, (21)
where δuk(t) denotes the difference in cumulative arrivals
contributed by flow i alone during time (0, Nt] if the initial
state is u at crosspoint i at time 0:
δ1k(t) =


δ1k(t− 1), with p11(k)p11(N − k)
δ0k(t− 1), with p11(k)p10(N − k)
−1 + δ1k(t− 1), with p10(k)p01(N − k)
−1 + δ0k(t− 1), with p10(k)p00(N − k)
,
(22)
δ0k(t) =


δ1k(t− 1), with p00(k)p01(N − k)
δ0k(t− 1), with p00(k)p00(N − k)
1 + δ1k(t− 1), with p01(k)p11(N − k)
1 + δ0k(t− 1), with p01(k)p10(N − k)
, (23)
with boundaries δuk(0) = 0 for any u and k.
Calculating the first moment of δk(Nt),
E[δ1k(t)] = −p10(1 − α
k)(1− αNt)
(1 − α)(1 − αN ) , (24)
E[δ0k(t)] =
p01(1− αk)(1− αNt)
(1− α)(1 − αN ) , (25)
E[δk(t)] =
p01E[δ1k(t)]
p10 + p01
+
p10E[δ0k(t)]
p10 + p01
= 0. (26)
In terms of the second moment,
E[δ21k(t)] =p10(N)E[δ
2
0k(t− 1)] + p11(N)E[δ21k(t− 1)]
+ p10(k)− 2p10(k)p00(N − k)E[δ0k(t− 1)]
− 2p10(k)p01(N − k)E[δ1k(t− 1)]
=
2p01p10(1− αk)(1− αN−k)t
(1 − α)2(1− αN )
− 2p01p10(1− α
k)(1 − αN−k)(1− αNt)
(1− α)2(1− αN )2
+
p10(1− αNt)(1− αk)
(1− α)(1 − αN ) ,
(27)
8E[δ20k(t)] =p00(N)E[δ
2
0k(t− 1)] + p01(N)E[δ21k(t− 1)]
+ p01(k) + 2p01(k)p10(N − k)E[δ0k(t− 1)]
+ 2p01(k)p11(N − k)E[δ1k(t− 1)]
=
2p01p10(1 − αk)(1− αN−k)t
(1− α)2(1− αN )
− 2p01p10(1− α
k)(1 − αN−k)(1− αNt)
(1− α)2(1− αN )2
+
p01(1− αNt)(1 − αk)
(1− α)(1 − αN ) ,
(28)
E[δ2k(t)] =
p01E[δ
2
1k(t)]
p10 + p01
+
p10E[δ
2
0k(t)]
p10 + p01
=
2p01p10(1− αk)(1− αN−k)t
(1− α)2(1 − αN )
+
2p01p10α
N−k(1 − αk)2(1 − αNt)
(1 − α)2(1− αN )2 ,
(29)
σ2k(t) =E[δ
2
k(t)]− E2[δk(t)]
=
2p01p10(1− αk)(1− αN−k)t
(1 − α)2(1− αN )
+
2p01p10α
N−k(1− αk)2(1− αNt)
(1− α)2(1− αN )2 .
(30)
Summing up all N i.i.d. flows during period (0, Nt] as in
Fig. 3(a), the overall difference in cumulative arrivals equals
∆LB-k(Nt) =
N−k∑
i=1
δ
(i)
k (t)−
k∑
i=1
δ
(i)
N−k(t), (31)
thus its first and second moments are
E[∆LB-k(Nt)] = (N − k)E[δk(t)]− kE[δN−k(t)] = 0, (32)
σ2LB-k(Nt) =(N − k)σ2k(t) + kσ2N−k(t)
=
2Ntp01p10(1− αk)(1 − αN−k)
(1− α)2(1− αN )
+
2p01p10(1− αNt)
(1− α)2(1− αN )2
× ((N − k)αN−k(1− αk)2 + kαk(1− αN−k)2).
(33)
From the expression above, it can be found that σ2LB-k(Nt)
is symmetric about k = N2 . Meanwhile,
∂σ2LB-k(Nt)
∂k = 0 at
k = N2 , and
∂σ2LB-k(Nt)
∂k > 0 for large t and ∀k ∈ (0, N).
Therefore, the curve is concave and unimodal at k = N2 .
For illustration purposes, we consider a 32× 32 CQ switch
fed by exponential ON-OFF traffic with state transition matrix[
p00 p01
p10 p11
]
=
[
389/390 1/390
0.1 0.9
]
. In Fig. 3(b), we plot
how σLB-k changes with the distance between two crosspoints
over various time periods. It is verified that the standard differ-
ence is symmetric about and reaches its maximum at k = 16
regardless of the time period (at least N time-slots). This
means crosspoints that are close together (in either directions)
tend to have similar arrivals. In addition, we also compare
σorig with σLB-k in Fig. 3(c). As time passes, the variation of
cumulative arrival processes grows sub-linearly. Meanwhile,
load balancing dramatically suppresses such variations by
transforming independent, bursty arrivals into correlated, less-
bursty ones.
2) Deflection Routing
We also consider deflection routing to actively balance the
buffer utilizations of different crosspoints, and develop an
augmented architecture, the CCQ switch, which is suitable
for deflection routing (and packet ordering for load balancing)
when combined with the scheduling schemes to be proposed
in Section III.
In the CCQ switch, crosspoints associated with a common
output port are single-connected into a daisy chain (in the order
of their associated input port indices), as shown in Fig. 1(b).
Specifically, crosspoint (i, j) is connected with its predecessor
(i− 1, j) and successor (i+ 1, j).
With this modification, cell deflection (and message pass-
ing) can be easily supported between adjacent crosspoints
along the daisy chains. In terms of the hardware requirement,
by adding an extra layer of connections, we introduce an extra
memory-read speedup and an extra memory-write speedup
for each crosspoint buffer. The extra speedup and inter-
crosspoint connections are purely internal to the switch core,
implemented on a single chip, and thus do not impose extra
burdens on the links between the input/output line-cards and
the switching core (card-edge and chip-pin limitations [14]).
The main idea of deflection routing is to reroute cells from
highly-occupied crosspoints to their less-occupied neighbors,
just like water flows from a higher elevation to a lower
elevation. Compared with the LQF policy, deflection routing is
usually more effective in reducing unbalanced loads. Multiple
deflections from highly utilized crosspoints to their under-
utilized neighbors can occur in one time slot, while LQF
can only reduce the length of one queue in each time slot.
Also, unlike load balancing, deflection routing is a reactive
strategy which redistributes incoming cells after they have
already flooded into the crosspoints. Ideally, given enough time
with no new arrivals or departures, the buffer utilization of all
crosspoints in the same daisy chain can be perfectly equalized.
In this sense, deflection routing can alleviate the problem
associated with LQF in the large buffer domain. Moreover,
deflection routing and load balancing are complementary to
each other, and can be combined to work together so that any
unbalances can be further suppressed.
As will be shown in Section III, load balancing and de-
flection routing can both be supported on a two-stage CCQ
switch. However, their synergy might not be fully exploited if
the interactions between these two techniques are overlooked.
In fact, we have been insisting that load balancing should
follow a strict order of 1 → 2 → 3 → ... → N , while
deflection routing is also restricted to neighboring crosspoints
N → N − 1 → ... → 1. Such a similarity has a side
effect when the two techniques are combined together, that is,
the correlated arrivals incurred by load balancing may impair
the effectiveness of deflection routing. To be more specific,
we focus on two arbitrary neighboring crosspoints (i − 1, j)
and (i, j). The load-balanced arrival processes that are fed
into these two crosspoints satisfy ρLB1 (1) = Corr(XLBi−1,j(t−
1), XLBi,j(t)) = ρ(1). If the original arrival process is highly
bursty and self-correlated, then there are strong correlations
9between the load-balanced arrival processes as well. Similar
correlations also exist between the departure processes, and
hence the buffer occupancies as well. This correlation means
that deflection routing will be relatively ineffective if applied
to two neighboring buffers, since deflection routing exploits
differences in buffer occupancy.
This problem can be solved by disrupting the consistency
between load balancing and deflection routing orders. As
shown in Fig. 3(b), neighboring crosspoints have minimal
difference in cumulative arrivals, while crosspoints that are
N
2 distance away may be least correlated. Therefore, if we
let deflection routing take place between crosspoints that are
far away during load balancing, more fluctuations in buffer
occupancies can be expected throughout the daisy chain, and
thus deflection routing will have more opportunities to balance
the buffer utilizations locally and reach a global equilibrium
faster. This will be discussed in further detail in Section III
after the scheduling schemes for CCQ switches are proposed.
3) Buffer Pooling
The CQ switch benefits from the flexibility of routing
and ease of scheduling facilitated by the mesh-connected
crosspoint buffers, but it also suffers from the low utilization
caused by fragmentation of the limited buffer space. It is
quite natural to think of pooling buffers together, and there
are some tradeoffs between flexibility, complexity, utilization
and speedup. Specifically, we can use a larger buffer to
serve multiple crosspoints instead of a smaller buffer for each
crosspoint, so that buffer space can be dynamically allocated
among busy and idle crosspoints, at the cost of some extra
hardware memory speedup and/or scheduling complexity.
In principle, any m crosspoints can be aggregated together
to form a buffer pool, and such m can vary across different
pools. However, we restrict ourselves to a class of w × r
rectangular pooling patterns for ease of analysis in this paper.
A memory-write speedup of 1 ≤ sw ≤ w and memory-read
speedup of 1 ≤ sr ≤ r are assumed to resolve input and
output contentions.
Under w × r pooling and uniform Bernoulli i.i.d. traffic of
rate λ ≤ 1N , the probability that k ≥ 1 crosspoints in the same
pool receive cells at the same time is P kw×r =
(
w
k
)
(rλ)k(1 −
rλ)w−k ≤ (mλ)k ≤ (mN )k , so it is very unlikely that many
crosspoints will receive cells at the same time if m ≪ N ,
and thus the aggregation (and dynamic allocation) of these
crosspoints “virtually” increases the amount of buffers that can
be used by each crosspoint without extending the actual buffer
space. When m crosspoints are pooled together, the effective
buffer size seen by each crosspoint almost grows linearly if
m≪ N , as we will illustrate next. Considering the convex loss
curve for small buffer and/or LRD traffic, such a multiplexing
gain is especially crucial in the small buffer domain of CQ
switches.
Next, we show how buffer pooling may affect the overflow
probability. For simplicity, we assume an ideal generalized
longest-queue-first (GLQF) policy. Under this policy, every
output takes turns to reserve a cell from the most occupied
buffer pool and update the remaining occupancy of that pool.
Then the buffer pools are served according to those reserva-
tions simultaneously, regardless of the speedup requirements.
We first consider m × 1 pooling patterns. When n′ such
pooled buffers constitute an OQ switch, EOQn′,(m×1)(C, λ) ,
limB→∞− 1B logP (
∑n′m
i=1 Qi > n
′mB) = EOQn′m(C, λ). Then
consider a PCQ switch of size N with LQF scheduling.
Following the same approach as in Equation 3, its buffer
overflow exponent could be expressed as
EPCQ-GLQFN,(m×1) (C, λ)
, lim
B→∞
− 1
B
logP ( max
1≤I≤N
m
Im∑
i=(I−1)m+1
Qi > mB)
= min
C
m
<n≤N
m
lim
B→∞
− 1
B
logP (
n∑
I=1
Im∑
i=(I−1)m+1
Qi > nmB)
= min
C
m
<n≤N
m
EOQn,(m×1)(C, λ) = minC
m
<n≤N
m
EOQnm(C, λ)
= min
C
m
<n≤N
m
n2m2 inf
γ>0
γΛ∗(
C + 1/γ
nm
, λ).
(34)
When C = 1, the dominant mode is (n∗m,λ, 1, n∗mB) where
n∗ , argminC/m<n≤N/m n
2m2 infγ>0 γΛ
∗(C+1/γnm , λ).
The final result of Equation 34 looks very similar to that of
Equation 3, just with fewer choices of n during minimization.
However, the higher start of the lowest valid overflow mode
n∗minm = m in PCQ-GLQF rather than n∗min = 2 in CQ-
LQF contributes to the effective increase in buffer size by a
factor of m2 , especially when µ is small. E
PCQ-GLQF
32,(4×1) (1, λ) is
plotted in Fig. 4(a). The dominant mode drops to n∗m = 4
when µ < 0.752 for PCQ-GLQF, as opposed to n∗ = 2 when
µ < 0.8 for CQ-LQF. Also, EPCQ-GLQF32,(4×1) (1, λ) is much larger
than ECQ-LQF32 (1, λ) for low traffic load. Further improvements
with larger m values can be expected from Fig. 2(a).
Next, we turn to 1×m pooling patterns. Following a similar
approach as for CQ-LQF in Section II-B, we consider OQ sub-
systems. In addition to the number of crosspoints overflowing
together (n), we also consider the number of outputs that are
serving cells when overflow takes place (m′):
EPCQ-GLQFN,(1×m) (C, λ)
, lim
B→∞
− 1
B
logP ( max
1≤i≤N
m∑
j=1
Qij > mB)
= min
1≤m′≤m
lim
B→∞
− 1
B
logP ( max
1≤i≤N
m′∑
j=1
Qij > mB)
= min
1≤m′≤m
m lim
B→∞
− 1
B
logP ( max
1≤i≤N
m′∑
j=1
Qij > B)
= min
1≤m′≤m
mECQ-LQFN (m
′C,m′λ)
= min
1≤m′≤m
min
m′C<n≤N
mEOQn (m
′C,m′λ)
= min
1≤m′≤m
min
m′C<n≤N
n2m inf
γ>0
γΛ∗(
m′C + 1/γ
n
,m′λ).
(35)
The buffer overflow exponent EPCQ-GLQF32,(1×4) (1, λ) and its dom-
inant mode (n∗,m′∗λ,m′∗, n∗mB) are plotted in Fig. 4(b).
This is just a scaled version of Fig. 2(b), in which all exponents
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Fig. 4. Large buffer asymptotics for PCQ-GLQF.
are multiplied by 4, while the turn point remains the same.
It turns out that the dominant mode always has m′∗ = 1,
which means only 1 output is active upon overflow and pooling
enlarges the buffer size by 4 effectively. Meanwhile, n∗ = 32
when traffic load is high, and n∗ = 2 otherwise (this is the
lowest possible overflow mode when m′∗ = 1).
Finally, based on Equations 34 and 35, we derive the buffer
overflow exponent for the generic w × r pooling pattern:
EPCQ-GLQFN,(w×r) (C, λ)
, lim
B→∞
− 1
B
logP ( max
1≤I≤N
w
Iw∑
i=(I−1)w+1
r∑
j=1
Qij > wrB)
= min
1≤r′≤r
lim
B→∞
− 1
B
logP ( max
1≤I≤N
w
Iw∑
i=(I−1)w+1
r′∑
j=1
Qij > wrB)
= min
1≤r′≤r
r lim
B→∞
− 1
B
logP ( max
1≤I≤N
w
Iw∑
i=(I−1)w+1
r′∑
j=1
Qij > wB)
= min
1≤r′≤r
rEPCQ-GLQFN,(w×1) (r
′C, r′λ)
= min
1≤r′≤r
min
r′C
w
<n≤N
w
rEOQnw(r
′C, r′λ)
= min
1≤r′≤r
min
r′C
w
<n≤N
w
rn2w2 inf
γ>0
γΛ∗(
r′C + 1/γ
nw
, r′λ).
(36)
EPCQ-GLQF32,(2×2) (1, λ) and the dominant (n
∗w, r′∗λ, r′∗C, n∗wrB)
are plotted in Fig. 4(c). This turns out to be another scaled
version of Fig. 2(b), in which all exponents are multiplied by
2. The dominant r′ is still 1, while n∗w = 32 when traffic load
is high, and n∗w = 2 otherwise (this is the lowest possible
overflow mode when r′∗ = 1).
III. SCHEDULING DESIGN & PACKET ORDERING FOR
LOAD BALANCING AND DEFLECTION ROUTING
In [11], [17], it has been recognized that LQF provides
a lower packet drop rate for the basic CQ switch than any
other simple scheduling algorithms like random, RR and OCF.
However, its performance can still be far worse than an OQ
switch with the same total buffer space, if the incoming traffic
is bursty or non-uniform. In this section, we first propose a
scheme that allows different crosspoints in the same daisy
chain to share packets evenly using load balancing and de-
flection routing, then we apply OCF and RR-based scheduling
algorithms to ensure correct packet ordering.
A. Oldest-Cell-First Scheduling in a CCQ switch
OCF is a popular scheduling algorithm which always picks
the oldest cell to serve. Compared with LQF, OCF usually in-
curs a larger packet drop rate since it does not always serve the
buffer that is most likely to overflow. Compared with RR, OCF
has a much more complex implementation since it requires
repeated comparisons of time-stamps at each time slot. Despite
these disadvantages, OCF is still attractive since it can easily
maintain the packet order across all flows. This advantage
makes OCF a good candidate to solve the mis-sequencing
problem caused by load balancing and deflection routing. The
performance loss due to using OCF rather than LQF can be
negligible since load balancing and deflection routing already
do a good job in equalizing the buffer utilizations.
In this scheme, we use the two-stage CCQ switch. Every
incoming cell is assigned a time-stamp to record its arrival
time. Each crosspoint needs to maintain the buffered cells in
the order of non-decreasing time-stamps (i.e., first-come-first-
serve). Then the output schedulers will only need to compare
the time-stamps of HOL cells to determine the oldest one in
each time slot.
The detailed scheme for CCQ-OCF is described below:
• Arrival Phase: At time t, for each input i, if there is a
newly arriving cell destined to output j, then after passing
the load-balancing stage that connects input port i to
intermediate port i + t, it is directly sent to crosspoint
(i+ t, j) of the second stage. If the buffer is not full, i.e.,
bi+t,j < B, the new cell is accepted and buffered at the
TOL with time-stamp t. Otherwise, this overflowing cell
is dropped.
• Departure Phase: For each output j, if there is at
least one non-empty crosspoint buffer (∗, j), the output
scheduler picks the one with the oldest HOL cell, and
serves this cell.
• Deflection Phase: Each crosspoint (i, j) does the fol-
lowing step by step: 1) Report buffer occupancy bij to
its successor crosspoint (i + 1, j); 2) Receive a buffer
occupancy report bi−1,j from its predecessor crosspoint
(i − 1, j); 3) If bij > bi−1,j , deflect the HOL cell to its
predecessor crosspoint (i − 1, j); 4) Receive a deflected
cell from its successor crosspoint (i + 1, j). If there
is one, insert the deflected cell into the ordered queue
according to its time-stamp, which could be completed
within O(logB) time using a self-balancing tree.
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B. Round-Robin Scheduling with Counter Alignment
In the previous section, the OCF scheduling algorithm has
been used to maintain the correct packet order. This method
is straightforward and promising, but requires considerable
computation due to repeated sorting in each time slot. On the
other hand, the global packet ordering guaranteed by OCF is
too strict, since we only need per-flow packet ordering. In
this section, we propose a new scheme that relies on a less-
demanding RR polling algorithm and an explicit notification
mechanism between adjacent crosspoints to preserve per-flow
packet ordering. The underlying idea is partly inspired by
the Mailbox Switch [32] and Padded Frame [21], but it is
implemented in a very different way here that avoids extra
delays.
1) Wait-Counter and RR-Counter
In this scheme, every crosspoint maintains a “wait-counter”
for each of its buffered cells, denoted by Wij(k), in which 1 ≤
k ≤ bij is the position of that cell. Another anticipatory wait-
counter for the next incoming cell, denoted by Wij(bij+1), is
also maintained by crosspoint (i, j). When a new cell arrives
at (i, j), it is assigned Wij(bij + 1) upon acceptance. Then
bij gets incremented, and a new anticipatory wait-counter is
generated as Wij(bij + 1) ← Wij(bij) + 1. Wait-counters
Wij(k) are ever-increasing with k, but the carries may be
dropped when they exceed a sufficiently large value to solve
the grow-to-infinity problem.
As a counterpart of the wait-counters, we also let each
output j maintain a “RR-counter” Rj , in addition to its arbiter
position 1 ≤ Aj ≤ N which always points to the last
crosspoint it has polled. Rj tracks the number of RR pooling
cycles that arbiter j has performed, and is incremented during
each cycle when Aj = 1. Rj also grows to infinity and must
be treated in the same way as Wij(k).
The RR-counters and wait-counters Wij(k) are always
maintained in non-decreasing order, so that Rj ≤ Wij(k) ≤
Wij(k + 1) for any 1 ≤ i, j ≤ N and 1 ≤ k ≤ bij at any
time. Rj would not exceed Wij(1) when bij > 0, otherwise
Wij(1) is set to Rj + 1 each time it is polled by the output.
An arbitrary cell k stored at a non-empty crosspoint (i, j) is
eligible to leave the switch, if and only if Wij(k) = Rj , thus
crosspoint (i, j) must refrain from being served by output j
until its HOL cell becomes eligible.
2) Counter-Alignment Notification
We also design an explicit counter-alignment notification
mechanism, which coordinates the correct packet ordering
under load balancing. Such a notification is initiated by any
crosspoint (i, j) upon acceptance of a newly arriving cell. It
is then passed down to (i + 1, j) and subsequent crosspoints
along the daisy chain. Upon reception, the receiver crosspoint
examines the contents, make necessary updates to its own
anticipatory wait-counter, and determine whether to drop the
notification or to relay it to subsequent crosspoints.
Information contained in a notification message consists of
two parts: a counter-alignment field CAij , which indicates the
minimum wait-counter for the next incoming cell to crosspoint
(i + 1, j), and a source-of-notification field SNij , which
denotes the crosspoint that has initiated the message.
Specifically, when crosspoint (i, j) accepts a new cell, it
immediately initiates a counter-alignment notification with
CAij ← Wij(bij) (increment if i = N ) and SNij = i, and
sends it to the successor crosspoint (i+1, j) in the same daisy
chain.
Then for crosspoint (i+1, j), if CAij ≥Wi+1,j(bi+1,j+1)
and not SNij = i + 1 (discard the message if it has
traversed the daisy chain and come back to its origination),
it updates Wi+1,j(bi+1,j + 1) ← CAij , and decides to relay
the notification message with CAi+1,j ← CAij (increment if
i+1 = N ) and SNi+1,j ← SNij to its own successor (i+2, j)
in the next time slot, if by that time it has not accepted a new
cell and generated a new notification message.
In this way, the mis-sequencing problem caused by load
balancing can be solved. Cells of the the same flow are always
assigned with non-decreasing wait-counters through just-in-
time notifications between consecutive arrivals.
3) Deflection Routing with Counter Preserved
Deflection routing may also introduce mis-sequencing. With
wait-counters, it is straightforward to resolve the issue.
Similar to CCQ-OCF, each crosspoint (i, j) is allowed to
deflect one HOL cell to its predecessor (i − 1, j) in each
time slot if bij > bi−1,j , except that crosspoint (Aj , j) does
not deflect if W (Aj , j, 1) = Rj (which means its HOL cell
is already eligible to leave). The deflected cell carries its
own wait-counter DWij ← Wij(1) (decrement if i = 1)
with it. When crosspoint (i − 1, j) receives the deflected
cell, it compares DWij with its own cells, and inserts the
deflected cell to the appropriate position to maintain non-
decreasing order of wait-counters. If it has one or more
cells with wait-counters equal to DWij , the deflected cell is
inserted behind all of them to preserve their relative order
of departure. In case DWij ≥ Wi−1,j(bi−1,j + 1), update
Wi−1,j(bi−1,j + 1)← DWij + 1.
Now that there may be multiple cells with the same wait-
counters at each crosspoint (i, j), output j must adopt a batch
RR algorithm, serving all cells k at crosspoint (i, j) with
Wij(k) = Rj before proceeding to the next eligible crosspoint.
In this way, deflection routing will not alter the order of cells
to be served.
4) CCQ-RR Scheme
• Arrival Phase: Same as in CCQ-OCF except that the
wait-counters are assigned and updated according to
Section III-B1 instead of the time-stamps.
• Notification Phase: Each crosspoint (i, j) sends and
receives a counter-alignment notification message accord-
ing to Section III-B2.
• Departure Phase: Each output j polls its associated
crosspoints (∗, j) in an exhaustive RR fashion, starting
from its final position Aj in the previous time slot. The
polling process continues until output j serves an eligible
crosspoint with Wij(1) = Rj , or it finds all buffers
empty.
• Deflection Phase: Same as in CCQ-OCF except that
wait-counters take the place of time-stamps according to
Section III-B3.
An example is illustrated in Fig. 5. Different flows are
marked with different colors and alphabets, e.g., yellow − a.
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The time-stamps (for illustration, not required in implemen-
tation) are indicated by integer subscripts, e.g., 1,2,3. Wait-
counters are represented by their positions on the time-line,
while vacancies (cross-marked squares) in the time-lines do
not occupy real buffer positions. During the arrival phase
at t = 1, newly arriving cells a2 and c2 are tagged with
wait-counters W2,j(1) = 0 and W4,j(2) = 1 respectively.
Next, during the notification phase, crosspoint (2, j) initiates a
counter-alignment notification CA2,j ← W2,j(1) = 0 for the
newly accepted cell a2 and sends it to successor (3, j), but this
notification is discarded because CA2,j = 0 < W3,j(2) = 1.
On the other hand, crosspoints (4, j) also initiates a counter-
alignment notification CA4,j ← W4,j(2) + 1 = 2 (note that
i = 4 = N here), and crosspoint (1, j) accepts it, updates
W1,j(2) ← CA4,j = 2 (a vacancy is created in the time-
line), and decides to relay it in the next time slot. Then
during the departure phase, the first eligible cell b1 with
W1,j(1) = 0 = Rj is served by the output, pushing all
subsequent cells ahead. Finally, during the deflection phase,
crosspoint (1, j) receives the HOL cell a2 from successor
(2, j) with DW2,j ← W2,j(1) = 0 and inserts it to the
HOL with W1,j(1) ← DW2,j = 0, while crosspoint (3, j)
receives the HOL cell d1 from crosspoint (4, j) with DW4,j ←
W4,j(1) = 0 and places it behind cell c1 with the same wait-
counters W3,j(1) = W3,j(2)← DW4,j = 0 (two cells occupy
a single slot in time-line). As a result, the newly arriving cells
a3 and c3 to arrive at t = 2 will be assigned with wait-
counters W3,j(3) ← W3,j(2) + 1 = 1 and W1,j(1) = 2
respectively. As we can see, cell order is maintained by just-in-
time notifications and intentional vacancies, so that the wait-
counters assigned to cells of the same flows are always non-
decreasing. The cells will leave the switch in the order of b1,
a2, c1, d1, a3, c2, c3, assuming no more new cells.
c2
b1
c1
d1
a2Input
Output
RR Arbiter
time-line
R(j)=0, A(j)=1
W(2,j,1)=0
W(4,j,2)=1
(a) Initial case at time t = 1.
c3
b1
c2
a2
c1
d1
a3
Input
Output
RR Arbiter
time-line
R(j)=0, A(j)=1
CA(4,j)=W(4,j,2)+1=2>W(1,j,2), update & relay
CA(2,j)=W(2,j,1)=0<W(3,j,2), discard
DW(2,j)=W(2,j,1)=0, insert to HOL
DW(4,j)=W(4,j,1)=0, insert behind c1
(b) Changes until time t = 2.
Fig. 5. An example of CCQ-RR.
C. Properties of CCQ-RR
Property 1: The proposed CCQ-RR scheme is work-
conserving, if the maximum number of deflections is restricted
to K and each output can perform N +K + 1 polls in each
time slot. Interestingly, through our lengthy simulations, none
of the cells is deflected more than K = N − 1 times.
First, consider the situation without deflection routing. Pick
any arbitrary cell X that arrives at crosspoint (i, j) and gets
wait-counter Wij(k).
• If Wij(k) was updated upon acceptance of a newly
arriving or deflected cell Y , then Y must have been
exactly N + 1 polls away at that time.
• If Wij(k) was updated through counter-alignment ini-
tiated for cell Y , then Y must have been at most N
polls away at that time, since otherwise the counter-
alignment notification should have already been discarded
after traversing the daisy chain.
• Otherwise, Wij(k) must have been updated when cross-
point (i, j) was empty through Wij(1) = Rj + 1, then
k = 1 and it is at most N polls away from the output
arbiter.
Summing up all three conditions, the output arbiter needs
at most N + 1 polls (starting from its last polled crosspoint)
in each time slot to ensure it is work-conserving.
We next take deflection routing into consideration. In fact,
since the direction of deflection routing reverses the RR polling
order, cells are always pushed closer to the arbiters, while the
gaps between two consecutive cells (in the order of departure)
are enlarged by at most K . As a result, each output arbiter
needs at most N + 1 +K polls to ensure work-conserving.
Property 2: Cells of the same flow always leave the switch
in the same order as they arrive.
For load balancing, cell order is preserved through just-
in-time counter-alignment notifications between any two con-
secutive arrivals of the same flow. In terms of deflection
routing, it will not alter the order of departure if the wait-
counters are preserved and adjusted when necessary. These
are elaborated in Sections III-B2 and III-B3, as long as some
boundary conditions are taken care of. Specifically, the last
crosspoint (N, j) in each daisy chain j must always increment
the counter-alignment field CA(N, j), whereas crosspoints
(1, j) must always decrement the wait-counter of its deflected
cell DW (1, j), so as to match with the starting point of a new
RR polling cycle.
Property 3: The worst-case time complexity at each cross-
point is O(logB) in each time slot, and each output scheduler
can find the next eligible HOL cell in O(logN) time.
As mentioned before, the crosspoints need to maintain the
cells in non-decreasing order of wait-counters. Since such
ordering may only be disturbed upon cell arrival, departure
and deflection, we have:
• Newly incoming cells are always be placed at the tail
of line and are assigned the largest wait-counters so far
at this crosspoint. Thus cell arrival does not break the
ordering and there is no need for comparisons here.
• Only HOL cells can be served. These cells always have
the smallest wait-counters. Thus cell departure does not
break the ordering either.
• Only the oldest cells (HOL cells), can be deflected from
highly-utilized crosspoints (sender) to their predecessor
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crosspoints (receiver). They always have the smallest
wait-counters at the senders. Thus deflection does not
break the ordering at these senders.
• In each time slot, each crosspoint may receive at most
one deflected cell from its successor. This deflected cell
is then searched and inserted into the pre-ordered queue
at the receiver according to its wait-counter.
Taking the arrival and departure phases into account, each
crosspoint needs to perform O(1) search, insertion, and dele-
tion operations in each time slot. Besides, O(1) additional
updates to the anticipatory wait-counters need to performed.
All these can be accomplished in O(logB) time using a self-
balancing binary search tree.
In terms of the output scheduler, each RR arbiter may find
the next eligible crosspoint within O(logN) time using a
hardware-based priority encoder [33] (typically a few nanosec-
onds). Although the magnitude of time complexity for RR
appears to be the same as that for OCF, the constant factor
can be much smaller, and it is widely recognized that RR is
much easier to implement than OCF. On the other hand, in
order to utilize the priority encoder, each output arbiter j may
need to broadcast its RR-counter Rj and arbiter position Aj ,
so that each crosspoint may determine its own eligibility in a
distributed manner.
Property 4: The maximum span of wait-counters that
coexist in a single daisy chain is NB + ⌈K/N⌉, if the
maximum number of deflections is restricted to K . There-
fore, the overhead of wait-counters can be bounded by
log2 (NB + ⌈K/N⌉) ≈ 16bits for N = 128, B = 455, and
K = N − 1.
First we assume that the wait-counters are ever-increasing.
Then we notice that the largest-ever wait-counter can only be
generated by new arrivals but not deflections, departures, or
notifications. To be more specific, each incoming cell increases
the largest-ever wait-counter by either 1 or 0. Therefore,
without deflection routing, the difference between the largest
and the smallest wait-counters that coexist in the system is
bounded by the maximum number of cells NB. Going one
step further by taking deflection routing into account, the
smallest wait-count may decrease by at most ⌈K/N⌉ if the
number of deflections is bounded by K , thus the span of wait-
counters that coexist in a single daisy chain is bounded by
NB + ⌈K/N⌉.
In practical implementation, we can use binary values
to represent these different wait-counters. Since the wait-
counters are compared with the RR-counters to determine
eligibility, carries can be dropped if the number of bits
is already sufficient to avoid overlaps and confusions, i.e.,
NB + ⌈K/N⌉ < 2overhead.
D. Interworking of Load Balancing and Deflection Routing
Till now we have successfully enabled both load balancing
and deflection routing on the augmented CCQ switching
architecture, and designed scheduling algorithms to cope with
both functionalities. Then we discuss the feasibility of further
exploiting the interworking between load balancing and deflec-
tion routing by disrupting the order consistencies, as motivated
in Section II-C2. Assuming fixed RR polling order, we change
the load balancing or deflection routing order.
1) Changing load balancing order: Under the OCF policy,
load balancing can follow any order freely, either deterministic
or random (using a random order also helps fighting adver-
sarial traffic patterns), as long as the traffic distribution is
uniform. Under the RR scheduling with counter alignment,
counter notifications must be sent prior to future cell arrivals
according to the load balancing order. Since no instantaneous
communications should be required between the inputs and
the switching fabric, the load balancing order must either be
deterministic or pseudo-random based on a common generator
and seed shared by all inputs and the switching fabric. In
addition, when sending out or forwarding notifications, the
sender must increment CAij whenever the receiver has a
smaller index. The new load balancing order requires a new
logical notification path among the crosspoints, but can be
mapped onto existing physical connections in the crossbar;
2) Changing deflection routing order: This is feasible
under the OCF policy. Since the service order will not be
disturbed anyway, deflection can appear in any form as long
as the speedup constraints are met. For RR scheduling, uni-
laterally changing the deflection routing order may disturb the
correct cell ordering and thus is infeasible.
IV. SCHEDULING DESIGN & CONTENTION RESOLUTION
FOR BUFFER POOLING
In addition to load balancing and deflection routing, buffer
pooling may also help mitigate the buffer space limitation.
By aggregating crosspoints together, statistical multiplexing
gains could be achieved across different inputs and outputs.
However, buffer pooling also introduces some new challenges,
and how to design pooling patterns and scheduling algorithms
for the PCQ switch remains a problem to be solved.
A. Pooling Patterns
The pooling pattern has a large impact on the performance.
In Equation 36 of Section IV, we have already established an
expression for the buffer overflow exponent EPCQ-GLQFN,(w×r) (1, λ)
of a generic w × r-pooled CQ switch, and the dominant
overflow mode is (n∗w, r′∗λ, r′∗C, n∗wrB).
1) Under high traffic load, all (pooled) crosspoint buffers
associated with the same output tend to overflow at the
same time, while different outputs tend to overflow at
different times. Therefore, the dominant mode is always
(N, λ, 1, NrB), thus a larger r corresponds with a better
buffer sharing effect and a lower overflow probability;
2) Under low traffic load, it is more likely that the (pooled)
crosspoint buffers will overflow separately at the low-
est possible mode, and the dominant mode would be
(max{2, w}, λ, 1,max{2, w}rB). In this case, both w
and r contribute to buffer sharing. However, a larger w
also means more arrival processes with rate λ, which
results in a higher traffic load. Consequently, increasing
r is still more effective than increasing w.
The intuition of these results can be attributed to the fact
that LQF has already balanced the buffer utilizations within the
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daisy chains, while buffer pooling can not only improve buffer
sharing among the balanced crosspoint buffers within the daisy
chains, but also extend the buffer sharing effect across multiple
daisy chains. The effects of LQF and buffer pooling can be
complimentary, and thus it is more effective to pool buffers
associated with different outputs.
The above results are derived without considering the
speedup and complexity requirements. In practice, a w × r
pooling pattern would have w input contentions and r output
contentions. If we only use memory speedup to resolve the
contentions, and the two kinds of speedup are equally de-
manding, then there would be a total speedup requirement of
sw + sr = w + r. In case that the pooling gain is dominated
by the pooling size w × r = m, it would be most efficient
if w = r. This is a simplified analysis which overlooks
the difference between input and output contention. In fact,
input contention is less flexible and demands more hardware
speedup, whereas output contentions can be solved with both
higher hardware speedup and more sophisticated scheduling.
So there is a tradeoff between hardware complexity and
software complexity. Also, the marginal benefit of allocating
more memory-read speedup sr decreases dramatically after it
passes a threshold s∗r = sw, because any larger value of sr
would be more than what is required to keep the queues stable
and provides little help in further reducing the cell drop rate.
Summing up, pooling buffers across different outputs is al-
ways more effective in avoiding overflow, and less demanding
in hardware speedup, but requires more sophisticated software
scheduling. On the other hand, buffer pooling within the daisy
chains can still be useful when hardware speedup is affordable.
B. Contention Resolution
As we have mentioned before, there may be both input and
output contentions after buffer pooling. For a w × r pooling
pattern, as many as w inputs and r outputs may request
memory-write/read at the same time. One straightforward
way to accomodate such simultaneous memory accesses is
to implement sufficient hardware speedup, which could be as
high as w+ r. However, this approach is neither practical nor
efficient. In high-speed Internet core switches, the line rate of
each single input/output already operates close to the hardware
limits. On the other hand, over-provisioning for the worst case
provides only marginal gains.
For input contention, extra speedup is the only solution to
avoid memory blocking and packet drops. However, a full
memory-write speedup of sw = w might be wasteful. In fact,
the probability that k out of m crosspoints in a common pool
receive cells at the same time decays exponentially with k.
Therefore, full speedup is not always necessary.
For output contention, there is more scope for innovation.
For w × r buffer pooling, as many as r outputs may concur-
rently try to serve different cells buffered in the same pool
under LQF/RR/OCF policies. However, we notice that these
cells are just their first-choices, and such choices are subject
to compromise as long as better performance can be achieved.
To be specific, we may consolidate r outputs (connected to
the same pool) into a group, and perform joint scheduling for
their departure processes. Denote by {I, J}, 1 ≤ I ≤ Nw ,
1 ≤ J ≤ Nr , the buffer pool that aggregates crosspoints (i, j)
with i = (I−1)w+1, ..., Iw and j = (J−1)r+1, ..., Jr, with
a total buffer size p(I, J) ≤ P , wrB. Assume each output
j has a preferred list of buffer pools that it would like to
serve, and each buffer pool {I, ⌈ jr ⌉} carries a positive weight
WI,j if it is in the preferred list of output j, and zero weight
otherwise. The weight can be a function the queue length
under the LQF rule, or a function of the order of departures
under OCF or RR policies, etc. Then the output contention
resolution problems can be formulated as a variation of the
well-known MWM problem: at each time slot t, given a w×r
pooling pattern and a Nw × N weight matrix WI,j(t), find a
match S between output j and buffer pool {I, ⌈ jr ⌉} under the
constraint of memory-read speedup, so that the total weight∑
(I,j)∈SWI,j(t) is maximized.
max
S
∑
(I,j)∈S
WI,j(t) (37)
s.t.
Jr∑
j=(J−1)r+1
1
(I,j)∈S
≤ sr, for I = 1, ..., N
w
, J = 1, ...,
N
r
(38)
and
N/w∑
I=1
1
(I,j)∈S
≤ 1, for j = 1, 2, ..., N (39)
The MWM problem has been well studied, and there exist
a wide variaty of optimal or heuristic solutions in literature,
so we do not repeat them here. One might question whether
solving a MWM problem in a centralized way at each time-
slot would be too costly. Here we argue that it could much
less demanding for these reasons: 1) The system-wide MWM
problem of size N can be divided into sub-problems of size r,
because only every r outputs that are connected to the same
buffer pools need to be jointly scheduled; 2) Batch scheduling
[34], iterative algorithms [2], etc., can be applied in solving the
MWM problem to reduce the computation complexity at each
time-slot; 3) Maximal matching [2], randomized matching [6],
or other heuristic algorithms may also provide near-optimal
performances, but at a much lower cost.
In the next section, a GLQF scheduling scheme with
contention resolution for the PCQ switch will be proposed.
The proposed OCF and RR algorithms that support load
balancing and deflection routing may also be integrated into
PCQ switches. However, separate virtual input queues need to
be maintained, and additional re-sequencing buffers may be
needed at the outputs due to contention resolution.
C. Generalized Longest-Queue-First Scheduling with Con-
tention Resolution by Maximum-Weight-Matching
In Section II-C3, we assumed an ideal GLQF policy for
PCQ switches, which always serves the longest queues without
taking the speedup limit into account. Here we propose a
practical GLQF scheduling with contention resolution by
MWM, PCQ-GLQF-MWM, for each output j to decide which
pooled buffer {I, ⌈ jr ⌉} to serve.
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• Arrival: For each input i, if there is a newly arriving cell
destined to output j, it is directly sent to crosspoint (i, j)
which resides in buffer pool {⌈ iw ⌉, ⌈ jr ⌉}. If buffer pool is
not full, the new cell is accepted and buffered at the tail
of line (TOL). Otherwise, a cell is dropped according to
additional buffer management rules.
• Departure: 1) Each output j sorts all connected buffer
pools {I, ⌈ jr ⌉}, I = 1, 2, ..., Nw , in non-increasing order of
the number of cells destined to it, i.e.,
∑Iw
i=(I−1)w+1 bij ,
and picks the first max(Nw , r) pools into its preferred
list; 2) Solve the MWM problems for each group of
r outputs under speedup constraint of sr as in Section
IV-B; 3) Each output j serves a buffer pool according to
the optimal matching solution S derived in the previous
step. The specific cell to be served is determined by the
additional buffer management rules.
V. A COMPREHENSIVE BUFFER SHARING SOLUTION FOR
CROSSPOINT-QUEUED SWITCHES
Till now we have described all building blocks for efficient
buffering and scheduling in a CQ switch. The basic CQ
switching architecture is introduced in Section II-A. Three
different buffer sharing techniques – load balancing, deflec-
tion routing, and buffer pooling, as well as the augmented
switching architectures – CCQ and PCQ structures, are pro-
posed in Section II-C. Their effects in combating unbalanced
buffer utilizations are also analyzed using the theory of large
deviations and Markov model. In Sections III and IV, several
practical scheduling schemes based on the legacy OCF, RR,
and LQF policies are specially tailored for these buffer sharing
techniques. The main takeaways as follows:
• The basic LQF policy always serves the longest queue
that is most likely to overflow. It works well when buffer
size is large, but is inefficient when there is limited space
and the incoming traffic is bursty and non-uniform. The
balancing effect of LQF is limited within a single output;
• Load balancing re-distributes incoming traffic uniformly.
It can transform non-uniform traffic into uniform traffic,
and reduce the traffic burstiness at the same time. The
out-of-sequence problem can be either solved by adopt-
ing OCF scheduling that incurs high cell overhead and
comparison complexity, or by employing the proposed
RR policy with a lower scheduling complexity but some
modest architecture modification (mapping new logical
connections to physical links) and an extra counter noti-
fication mechanism. Load balancing distributes incoming
traffic within a single daisy chain;
• Deflection routing is capable of re-arranging the cells
after arrival, and has the potential of perfectly equalizing
the buffer utilizations. Its effect is regional, and requires
some time to propagate through the daisy chain. An extra
memory-read and memory-write speedup is required at
each crosspoint buffer, and new logical connections needs
to be mapped. The out-of-sequence problem can be
solved by the time-stamps in OCF or the wait-counters in
the proposed RR policy. Deflection routing moves cells
around within a single output;
• Buffer pooling allows for dynamic sharing and alloca-
tion of buffers among crosspoints that are pooled to-
gether. For maximum performance improvement, it is
recommended that buffer pooling should be done across
multiple outputs rather than multiple inputs within one
single output. Regarding hardware requirements, a w× r
PCQ switch should have a memory-write speedup of
sw = min{w, logPdroplog (wr/N)} (where Pdrop is the desired cell
drop rate) and a memory-read speedup of min{sw, r} to
ensure low cell drop rates. In case r > w, the remaining
r−w output contentions can be resolved by either extra
speedup or MWM scheduling. The buffer sharing effect
can cross multiple outputs.
Then, we put forward a comprehensive buffer sharing solu-
tion for CQ switches in various cases:
1) If the incoming traffic is non-uniform or highly bursty, or
if the switch size is very large, load balancing offers more
improvement than deflection routing by re-distributing
traffic evenly to a whole daisy chain. Otherwise, deflec-
tion routing or the LQF policy may better balance the
utilizations within a single output;
2) If the buffer size is extremely limited, buffer pooling is
the only way to improve performance. As the buffer size
increases, load balancing starts gaining benefits from the
law of large numbers, and deflection routing gets enough
time to propagate through the daisy chain;
3) If scheduling complexity and memory speedup are re-
stricted, the proposed RR algorithm with load balanc-
ing and deflection routing offers a simple but effec-
tive solution. Otherwise, the OCF policy is the most
straightforward way to ensure correct packet ordering,
and buffer pooling with contention resolution by MWM
could further suppress the cell drop rate.
VI. DISCUSSION ON DELAY, MULTICAST AND QOS
A. Delay Performance
Till now we have been focusing on the cell drop rate and
the buffer utilization, and have successfully improved them
through architecture and scheduling design. We now briefly
discuss delay performance.
The (average) delay experienced by a cell in any work-
conserving CQ switch is no higher than in an OQ switch with
sufficient speedup under the same conditions (system size N ,
B, and arrival processes {Xt}), as long as this cell is accepted
and delivered in both systems. We elaborate this result with
the following sample path analysis for a single output:
1) If the buffer size is infinite, there will be no cell drops
in either the CQ switch or the OQ switch. In the special
case when both switches adopt the same OCF policy, every
cell faces exactly the same queueing process and thus the
same delay in both switches. More generally, as long as the
schedulers are both work-conserving, the specific service order
among different cells in the system only affects the delay
distribution, but not the sum of delay experienced by all cells,
and hence the average delay for each cell;
2) When the buffer size is finite, there will be more cell
drops with the CQ switch than with the OQ switch. This can
16
be further divided into various dropping policies, and we shall
pick two typical ones – HOL dropping and TOL dropping.
The commonly-used TOL dropping policy simply rejects new
cells when the buffer is full, and all accepted cells are always
delivered. On the other hand, the HOL dropping policy accepts
all cells, but drops HOL cells when the buffer is full. The
dropped cells are never delivered, though they have already
waited in the queue for some time. Such a drop-from-front
strategy was proposed for TCP enhancements [35].
First, it can be proved that the total buffer occupancy in the
CQ switch can never exceed that in the OQ switch:
• Initially at t = 0,
∑N
i=1 b
CQ
0 (i, j) = b
OQ
0 = 0;
• If
∑N
i=1 b
CQ
t (i, j) ≤ bOQt holds immediately before cell
arrivals at time-slot t, then
∑N
i=1 b
CQ
t+1(i, j) ≤ bOQt+1 is
also valid at time t + 1 according to the following two
cases:
a) If no cell is dropped by OQ, then bOQt+1 = [bOQt +∑N
i=1Xt(i, j)−1]+ ≥ [
∑N
i=1 b
CQ
t (i, j)+
∑N
i=1Xt(i, j)−
1]+ ≥∑Ni=1 bCQt+1(i, j);
b) If at least one cell is dropped by OQ, then bOQt+1 =
NB − 1 ≥∑Ni=1 bCQt+1(i, j).
• Therefore, whenever a cell arrives, it sees an equally or
less occupied CQ switch than OQ switch.
For TOL dropping and OCF scheduling, the delay experi-
enced by a certain accepted (and also delivered for sure) cell
is simply the number of cells that are already in the switch
when this cell arrives at the switch, so its delay in the CQ
switch never exceeds that in the OQ switch. Following the
same argument as in 1), as long as the scheduling policy is
work conserving, the average delay experienced by each cell
in the CQ switch is no higher than in the OQ switch.
For HOL dropping, things become more complicated be-
cause an accepted cell may still be dropped and not delivered.
Under OCF scheduling, the delay experienced by an arbitrary
accepted and delivered cell is not only determined by the queue
size upon arrival, but also affected by the number of cells that
are dropped after its arrival and before its departure. Suppose
that the CQ (or OQ) size upon arrival of the target cell at time
0 to be QCQ0 (or QOQ0 ), the CQ (or OQ) size upon its departure
from the CQ at time t to be QCQt (or QOQt ). Further assume
the number of cells that arrive during time 0 to t is Yt (for
both CQ and OQ), while the number of cells that are dropped
in this period is ∆CQt for CQ (or ∆OQt for OQ). Finally, the
number of cell departures from the CQ during time 0 to t
is always t, because the target cell has not left yet and the
work-conserving output always has something to serve. On
the other hand, since the OQ switch is always more occupied
than the CQ switch, it always has some cells to serve as well.
Summing up, we get the following:
QCQt = Q
CQ
0 + Yt −∆CQt − t, (40)
QOQt = Q
OQ
0 + Yt −∆OQt − t. (41)
The delay experienced by the target cell is DCQ = QCQ0 −
∆CQt = t in the CQ switch, and DOQ = QOQ0 −∆OQt = QOQt −
Yt + t ≥ QCQt − Yt + t = t in the OQ switch. Following the
same argument as in 1), when the OCF policy is not used, as
long as the scheduling policy is work conserving, the average
delay experienced by each cell in the CQ switch is no higher
than in the OQ switch.
In conclusion, any work-conserving CQ switch always has
an equal or better delay performance than the OQ switch if
only accepted cells are taken into account, and does not suffer
from the indefinite delay degradation problem due to output
contentions as in many IQ switches. Simulation results in [17],
[18] also support this conclusion.
We next investigate how the proposed buffering techniques
will affect delay performance:
1) Load balancing, deflection routing and buffer pooling
within a single daisy-chain only change the relative service
order and cell drop rate, hence the delay performance is still
bounded by that of an OQ switch;
2) Buffer pooling across multiple outputs may deteriorate
the delay performance. If there is insufficient memory-read
speedup, output contentions may cause indefinite delay and
blocking. If there is sufficient speedup, the average delay may
be larger but only because less cells may be dropped; upper
bound may not hold if the drop rate is lower than that of OQ.
B. Support for Multicast
In the following two sections, we discuss how multicast and
QoS could be supported in the context of CQ switches.
Multicast has always been a concern in switch design over
the decades. For an OQ switch, multicast suffers from the same
factor-of-N speedup problem as unicast traffic, which makes
it impractical for large switches. For an IQ switch, multicast
makes the output contention problem even worse. When all
traffic is unicast, a HOL cell may have to back off when any
other HOL cell from another input target the same output,
causing delays to itself and all cells behind it in the same
queue. HOL blocking can be resolved by VOQs, but the delay
performance is still affected and could be much worse than
the OQ switch. For multicast traffic, scheduling becomes even
more complicated [36], [37].
Due to difficulties in supporting multicast in IQ and OQ
switches, people have been looking at CQ switches in various
contexts [8], [38]. Generally, CQ switches are especially
suitable for multicast traffic due to its abundant input-output
connections and distributed buffering modules: 1) Unlike in
an IQ, OQ, or CIOQ switch, there is no need of extra
memory speedup or fanout splitting to support multicast in
CQ switches; 2) All admissible multicast traffic (i.e., no
input over-subscription before replication, and no output over-
subscription after replication [36]) is naturally supported by
CQ switches; 3) The only implementation concern is that
we need to add a filtering and replication module at each
crosspoint so that multicast cells can be selectively buffered.
Load balancing and deflection routing can be directly ap-
plied to multicast cases, and the proposed OCF and RR-
based schemes can still maintain the correct order. For buffer
pooling, multicast cells can still be replicated and directly sent
to the corresponding buffer pools upon arrival at the input. Due
to aggregation of crosspoints, multicast cells could be reused if
they are destined to different outputs connected with the same
buffer pool. Meanwhile, fanout splitting or no fanout splitting
mechanisms may need to be applied within each buffer pool.
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C. Quality of Service
We next investigate how QoS could be supported in CQ
switches. There has been abundant work on designing QoS-
guaranteeing scheduling algorithms for the OQ switch. The
reason why OQ is favored for QoS is that the OQ switch
supports 100% throughput without incuring extra delay, which
is a property also shared by the basic CQ switch, but not the
IQ switch.
The basic CQ switch can work in the same way as the OQ
switch, except that the queues of cells from different inputs
are segregated, so QoS-guaranteeing algorithms suitable for
OQ can also be applied to CQ. Load balancing and deflection
routing shuffles the cells among crosspoint buffers associated
with the same outputs. This may impede flow-level scheduling
like LQF, but has no impact on cell-level scheduling like OCF.
The PCQ switch can be viewed as a compromise among IQ,
OQ, CQ and SM switches, so does its QoS support. The PCQ
switch generally cannot guarantee 100% throughput, but may
support both flow-level scheduling and cell-level scheduling.
Additional buffer management rules can be adopted at each
buffer pool, which specifies departure priorities and buffering
partitions. For example, each buffer pool may decide which
cell to serve by themselves when a service token is granted
by some output port under the generalized LQF policy, and
partial buffer sharing policies [25] may help decide which cell
to drop when the pool is full and provide another layer of
service differentiation.
VII. NUMERICAL SIMULATIONS
In this section, we use a C++ simulator to perform numerical
simulations, and show the performance improvements through
buffer sharing. Specifically, we compare the cell drop rates
and critical buffer utilizations of the CCQ and PCQ switches
against a basic LQF-based CQ switch and an OQ switch with
the same total buffer space. The latter two systems are used
as benchmarks in our comparison.
A. Impact of Traffic Load on CCQ Switch
First, we evaluate the effectiveness of load balancing and
deflection routing under uniform bursty traffic. The destina-
tions of incoming cells are evenly distributed among all N
output ports, i.e., λij = µN , i, j = 1, 2, ..., N .
Since real Internet traffic is usually bursty and LRD, we
focus on this kind of traffic. Specifically, we use the Markov
Chain model in [39] to generate LRD traffic with Hurst
parameterH = 0.75 and maximum length L = 1000, i.e., each
single burst of cells belonging to the same flow is restricted
at most 1000 time slots. Subsequently, we use this traffic-
generating model, and adjust H , L, λij to control the traffic
pattern.
We consider 32 × 32 switches with crosspoint buffer size
B = 40 cells. The simulation lasts T = 107 time-slots.
Fig. 6(a) compares the cell drop rates of various schemes.
The abbreviation “CCQ-RR (LB)” (or “CCQ-RR (DR)”) stands
for “CCQ-RR with load balancing (or deflection routing)
only”. These two degenerate versions of CCQ-RR are used
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Fig. 6. 32 × 32 CCQ switches with B = 40 under uniform bursty traffic
with H = 0.75, L = 1000, and 0.5 ≤ λ ≤ 1.0.
to reveal the stand-alone effectiveness of load balancing and
deflection routing.
Simulation results show that CCQ-OCF and CCQ-RR have
the lowest cell drop rates, which are much better than that of
CQ-LQF and very close to that of OQ, going down to about
10−5 when the traffic load µ = 0.5. Similar performances can
also be achieved under higher traffic loads if larger buffers are
implemented.
Comparing CCQ-RR (LB) with CCQ-RR (DR), we can find
that deflection routing does not contribute as much as load
balancing in this case. This is consistent with our analysis
in Section II-C1, because load balancing transforms indepen-
dent, bursty traffic into correlated, less-bursty traffic, while
deflection routing only moves cell around regionally in short
time-scales. However, one at this point cannot conclude that
deflection routing is ineffective. In fact, the superiority of load
balancing could largely be attributed to how we synthesize
the LRD traffic. As mentioned before, our model generates
separate bursts of cells that belong to different flows, which
makes load balancing especially effective. On the other hand,
in real Internet traffic, such bursts are often interleaved, show-
ing Poisson characteristics in short time scales, and leaving
more time for deflection routing to propagate. Besides, load
balancing is a passive mechanism, while deflection routing is
reactive and complementary.
We also compare the buffer utilizations of different schemes
in Fig. 6(b). Here we can see that the critical utilization of
CQ-LQF is fair when the traffic load is high (about 70% when
µ = 1.0), but drops quickly as the traffic load is reduced (only
18
20% when µ = 0.6). To understand this, we must realize that
a lower traffic load does not necessarily lead to less burstiness
according to our model, since the Hurst parameter does not
change at all. Ironically, when the traffic load is lower, the
incoming traffic at different crosspoints can be even more
unbalanced in a short time-scale. This kind of low buffer
utilization leads to a larger performance degradation when
the traffic load is low (as compared with OQ). This is also
consistent with our analysis in Section II-B1. By contrast,
CCQ-OCF and CCQ-RR are not affected by the change of
traffic load, showing robustness against various traffic loads.
Comparing Fig. 6(a) and Fig. 6(b), we can see a clear
trend that the cell drop rate is negatively correlated with the
critical buffer utilization. The critical buffer utilizations of
CCQ-OCF and CCQ-RR are close to 100%, which is only
achievable by the OQ switch. Thus the significant performance
improvements of the proposed schemes can be attributed to
their efficient buffer sharing mechanisms.
B. Impact of Non-uniformity on CCQ Switch
In addition to the uniform bursty traffic, we also test the
proposed buffer sharing and scheduling techniques under non-
uniform traffic. In this case, we adopt a hot-spot traffic model
in which λii = aµ, and λij = (1−a)µN−1 for i 6= j, where a is the
hot-spot factor. We still focus on 32 × 32 CQ switches with
buffer size B = 40 cells. The incoming traffic is LRD with
H = 0.75, L = 1000, and a = 0.5.
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Fig. 7. 32 × 32 CCQ switches with B = 40 under non-uniform bursty
traffic with λ = 0.9, H = 0.75, L = 1000, and 0 ≤ a ≤ 0.9.
The cell drop rates and critical buffer utilizations of the
proposed schemes under hot-spot LRD traffic are illustrated
in Fig. 7. From these two figures, we find that non-uniformity
does not significantly hurt the performances. Instead, the cell
drop rate may drop dramatically when the hot-spot factor is
large. In fact, when a = 1, there would be a perfect one-to-one
matching between all input-output pairs, and there would be
no cell drops for any work-conserving scheduling policy. How-
ever, different switch configurations and scheduling algorithms
behave differently as a grows larger. The cell drop rate of CQ-
LQF slightly increases when 132 ≤ a ≤ 0.6 and then drops
slowly after that, reaching 5 × 10−3 at a = 0.9. Meanwhile,
its critical buffer utilization consistently decreases as the traffic
becomes more non-uniform. This can be attributed to the
fact that LQF is rate-unaware and cannot perfectly identify
the queue that is most likely to overflow under non-uniform
traffic. Also, the buffer utilizations could be more unbalanced
in this case because only one crosspoint buffer is frequently
used while all others are always under-utilized. By contrast,
CCQ-RR and CCQ-OCF derive as much benefit from the non-
uniformity as OQ does, reaching 10−5 cell drop rate when
a = 0.9, with their critical buffer utilization are always close
to 1. These results show that the proactive load balancing
and reactive deflection routing are capable of combating non-
uniformity, and perform relatively better under non-uniform
traffic. We also notice that deflection routing by itself cannot
fully handle unbalanced traffic, so load balancing is especially
necessary for such traffic. Therefore, the conclusion in Section
V that load balancing is the best strategy to combat non-
uniformity is validated.
C. Impact of Burstiness on CCQ switch
The impact of burstiness on the performance of CCQ
switches is also investigated. Here we fix the maximum length
to L = 1000, then vary the Hurst parameter in the range
0.6 ≤ H ≤ 0.9.
Simulation results in Fig. 8 show that CQ-LQF performs
worse when the traffic is more bursty but of lower load.
On the other hand, the proposed CCQ-OCF and CCQ-RR
schemes are not affected much, demonstrating their robustness
against different burstiness levels. The underlying reason is
that the small crosspoint buffers become less capable to sustain
the traffic fluctuations as the incoming cells become more
bursty and intermittent, and depend more on load balancing
and deflection routing to smooth the traffic. Meanwhile, the
LQF policy is not aware of the burstiness, and thus cannot
always identify the crosspoint that is most likely to overflow.
Also, LQF decreases the length(s) of the longest queue(s)
only, unlike load balancing and deflection routing that extend
their scope to shorter queues throughout the daisy chains as
well. As a result, the proposed schemes gain relatively larger
advantages under highly bursty traffic.
D. Impact of Buffer Size on CCQ Switch
Till now we have been using the same switch configurations,
and examine their performances under various traffic patterns.
In the following, we fix the incoming traffic pattern instead,
and study the impact of buffer size and switch size on these
switches.
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Fig. 8. 32 × 32 CCQ switches with B = 40 under uniform bursty traffic
with 0.6 ≤ H ≤ 0.9, L = 1000, and 0.5 ≤ λ ≤ 1.0.
The cell drop rates and critical buffer utilizations under
various buffer sizes are plotted in Fig. 9. It is evident from Fig.
9(a) that the logarithmic decay rate of the cell drop rate with
respect to the buffer size is always sub-linear, irrespective of
the switch configurations and scheduling policies. This is the
result of long-range dependence, as predicted in Section II-B.
Even though all switches suffer from long-range dependence,
the proposed CCQ switches have much deeper curves than
CQ-LQF, and is always close to that of OQ.
The same result can also be drawn from Fig. 9(b). The
inefficiency of the LQF policy becomes more evident when
the buffer size becomes larger. This may look inconsistent
from the asymptotic analysis derived under uniform Bernoulli
i.i.d. traffic in Section II-B, which states that the critical buffer
utilization should tend to a constant when the buffer size grows
to infinity. However, note that the effect of increasing buffer
size is sublinear for LRD traffic, which is in accordance with
our prior expectations.
E. Impact of Switch Size on CCQ Switch
The impact of buffer size has just been studied. What if
the switch becomes larger, i.e., with more input and output
ports? Here we investigate the impact of large N on different
switch configurations by fixing the total amount of buffer size
per output, and consider a larger 128 × 128 CQ switch with
a smaller crosspoint buffer size of 10.
From Fig. 10, we can see that the legacy CQ-LQF method
suffers from a higher cell drop rate due to a smaller crosspoint
buffer size. CCQ-OCF and CCQ-RR gain a larger advantage
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Fig. 9. 32 × 32 CCQ switches with 10 ≤ B ≤ 80 under uniform bursty
traffic with H = 0.75, L = 1000, and λ = 0.7.
over CQ-LQF in this case, but are inferior to OQ due to
increased difficulties in buffer sharing along longer daisy
chains of smaller crosspoint buffers. Notwithstanding this
issue, we may still claim that the proposed schemes are more
useful for large switches with small crosspoint buffers. We
also notice that deflection routing becomes much less effective
when N grows larger, because its buffer sharing effect is short-
range and requires more time to propagate than load balancing.
A larger switch size of N = 128 needs additional buffer
space to achieve the same satisfactory cell drop rates as before.
For CQ-LQF, the total buffer space required to achieve similar
performances may scale as Θ(N2), since each crosspoint
buffer must at least tolerate a single burst, whose length does
not shrink much as N increases. By contrast, for CCQ-OCF,
CCQ-RR and OQ, the total buffer space required to achieve
similar performances does not scale so poorly. Even though the
switch size is 4 times larger than before, the aggregated buffer
size for each output does not change at all, i.e., N×B ≡ 1280
cells, and the total buffer space of all outputs scales as Θ(N).
For an OQ switch, this is easy to understand. Since the traf-
fic load at each output always equals µ, and if a Poisson arrival
process is assumed, the output queue length distributions are
always the same, irrespective of N . The LRD arrival process
is certainly different, but as long as the burst length is not too
large compared with the output buffer size, the performance of
OQ stays approximately the same. CCQ-OCF and CCQ-RR
also share the segregated crosspoint buffers efficiently. That
is why the total amount of buffers in each daisy chain stays
almost the same for a given traffic level and loss performance,
irrespective of the change in switch size.
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Fig. 10. 128×128 CCQ switches with B = 10 under uniform bursty traffic
with H = 0.75, L = 1000, and 0.5 ≤ λ ≤ 1.0.
F. Impact of Pooling Pattern on PCQ Switch
In this part, we investigate how buffer pooling affects the
cell drop rates and buffer utilizations. 32 × 32 PCQ switches
with the same pooling size w × r = 8 and full speedups but
different pooling patterns are compared.
In Fig. 11(a), it can be found that buffer pooling is more
efficient with a larger r and a smaller w, which supports
our conclusion in Section II-C3 that pooling crosspoints with
shared inputs but different outputs is more effective in reducing
the cell drop rate. Notice that PCQ-GLQF performs better
when the traffic load is high, and the gradient of these curves
are much flatter than that of OQ. This can be attributed to the
fact that the dominant cause of cell drops under high traffic
load is simultaneous cell arrival from many inputs, whereas
the length of a single burst plays a more important role under
low traffic load. This is consistent with our analysis in Section
II-B1.
Similar insights can also be drawn from Fig. 11(b). One
interesting phenomenon is that PCQ-GLQF actually pushes
the limit of buffer sharing across different outputs, and may
sometimes break through the limit of 100% critical utiliza-
tion, because crosspoints associated with a busy output may
temporarily borrow some buffer space from its neighbors that
are in the same pool but associated with a less congested
output. In the extreme case, under 1 × m buffer pooling, a
single crosspoint may borrow up to m− 1 times of its normal
buffer size B from its pooling neighbors, and thus a single
output may take up to mNB cells of buffer space before
experiencing an overflow. This explains why PCQ-GLQF may
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Fig. 11. 32 × 32 PCQ switches with B = 40 under uniform bursty traffic
with H = 0.75, L = 1000, and 0.5 ≤ λ ≤ 1.0.
outperform load balancing, deflection routing and even OQ in
some scenarios.
G. Impact of Memory Speedup on PCQ Switch
In the previous discussion, full speedup is assumed for each
pooling pattern, which could be inefficient and unnecessary.
Here we examine the performance of PCQ-GLQF-MWM
schemes when memory speedup is restricted.
Fig. 12 shows how insufficient memory-write/read speedup
impacts the performance of PCQ switches. For 8× 1 pooling,
a low memory-write speedup of sw = 3 results in a similar
performance as a full speedup of sw = w = 8, which is due to
the low probability of simultaneous cell arrivals from multiple
inputs. For 2 × 4 buffer pooling, the contention resolution
mechanism diminishes the need for a memory-read speedup.
In addition, a memory-read speedup of sr > sw has almost
no effect in improving the performance, as indicated by the
overlapping curves of sr = 2 and sr = r = 4. All these
observations are consistent with our analysis in Section IV-B.
H. Real Internet Traces
Finally, we test the proposed schemes using real Internet
traces. In the simulation, a different CAIDA OC-192 (10Gbps)
trace [40] is fed into each input port of the CQ switch. The
incoming packets are hashed according to a fixed look-up
table, so that all outputs receive approximately the same traffic
load. Variable-length IP packets are fragmented into fixed-
length cells of 64byte each, which is a typical value used
in Internet core switches.
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Fig. 12. 32 × 32 PCQ switches with B = 40 under uniform bursty traffic
with H = 0.75, L = 1000, and 0.5 ≤ λ ≤ 1.0.
First we consider 32 × 32 CQ switches, and use the
original traces from CAIDA with an average traffic load of
µ ≈ 0.45 and a measured Hurst parameter of H ≈ 0.75.
The simulation period is T = 107 time slots. Examination
of the packet headers reveals that over 50, 000 flows with
different source/destination IP addresses are multiplexed into
each link during the simulation period. As displayed in Fig.
13, CCQ-OCF and CCQ-RR ensure very low cell drop rates,
about 10 to 100 times lower than the basic LQF-based CQ
switch, and close to the OQ switch with the same total buffer
space. Also note that deflection routing contributes more as the
crosspoint buffer size grows larger. Furthermore, PCQ-GLQF
achieves even better performances than OQ with just a small
pooling size of 2 × 2 and memory speedup sw/sr = 2/1.
To support an average cell drop rate of 10−5, only about
32 × 32 × 40 × 64byte = 2.5Mbyte total buffer space is
needed.
We then consider a larger 128×128 CQ switch. We use the
same Internet traces, but reduce the core switching speed and
place throttles right before the input ports so that the system
effectively works at a higher traffic load of µ = 0.9. The
cell drop rates and buffer utilizations are shown in Fig. 14. In
this case, a much larger memory space, 128 × 128 × 180 ×
64byte = 180Mbyte, is required to achieve the same cell drop
rate of 10−5, but it is still feasible using the state-of-art ASIC
technologies [12], [13], [14]. In fact, by pushing the on-chip
bytes to the limit of 455Mbyte, we may extrapolate the curves
in Fig. 14(a) and conjecture that an even lower drop rate of
10−8 can be achieved. The relative performance gains of the
proposed schemes over CQ-LQF are even higher in this case.
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Fig. 13. 32× 32 switches with 8 ≤ B ≤ 48 under real Internet traces with
λ ≈ 0.45 and H ≈ 0.75.
Also note that the deflection routing mechanism in CCQ-RR
works better than load balancing in this case.
VIII. CONCLUSION
In this paper, we address the crucial buffering constraints
in a single-chip CQ switch. At the cost of some modest
hardware modifications and memory speedup, we make it
possible for the segregated buffers at different crosspoints to
be dynamically shared along daisy chains which effectively
mimics an OQ switch, or within buffer pools that enable buffer
sharing across multiple inputs and outputs. We also propose
novel scheduling schemes that can maintain the correct packet
ordering with low complexity and resolve contentions with
low speedup, which are also important in designing packet-
switched networks. Exploiting the benefits of load balancing,
deflection routing, and buffer pooling, we significantly im-
prove the buffer utilizations by up to 10 times and reduce
the packet drop rates by one to three orders of magnitude,
especially for large switches with small crosspoint buffers
under bursty and non-uniform traffic. Extensive simulations
have been performed to demonstrate that the memory sizes
available using current ASIC technology is sufficient to deliver
a satisfactory performance with a single-chip CQ architecture.
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